| 数据搜索系统,热门电子元器件搜索 |
|
MSC8103/D 数据表(PDF) 52 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8103/D 数据表(HTML) 52 Page - Freescale Semiconductor, Inc |
|
52 / 104 page ![]() MSC8103 Network Digital Signal Processor, Rev. 11 2-12 Freescale Semiconductor Physical and Electrical Specifications Figure 2-7. Host Reset Configuration Timing PORESET Internal HRESET Input Output (I/O) SRESET Output (I/O) HRESET/SRESET are extended for 512/515 BUS clocks, respectively, from PLL and DLL lock PLL locks after 800 SPLLMFCLKs and DLL locks 3073 BUS clocks after PLL is locked. When DLL is disabled, reset period is shortened by DLL lock time. RSTCONF, HPE pins are sampled HRM, BTM Any time Host programs Word MODCK_H bits are ready for PLL. MODCK[1–3] pins are sampled. PORESET Reset Configuration 1 2 3 5 4 6 asserted for min 16 CLKIN. PLL locked DLL locked |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |