| 数据搜索系统,热门电子元器件搜索 |
|
ST18952 数据表(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST18952 数据表(HTML) 14 Page - STMicroelectronics |
|
14 / 67 page ![]() 14/66 ST18952 4.1 D950Core registers PCDR The Port Control Direction register defines the data direction of each port pin. After reset, PCDR default value is 0 (Port pins are configured as inputs) PCSR The Port Control Sensitivity register defines sensitivity of each port pin. After reset, PCSR default value is 0 (Port pins are configured as level-sensitive). Register Function BX Modulo base address for X-memory space MX Modulo maximum address for X-memory space BY Modulo base address for Y-memory space MY Modulo maximum address for Y-memory space POR Port Output Register - 8LSB are significant, 8MSB are undefined when reading PIR Port Input Register PCDR Port Control Direction Register PCSR Port Control Sensitivity Register 15 14 13 12 11 10 9876543210 -------- P7D P6D P5D P4D P3D P2D P1D P0D Bit Function PiD Port pin direction 0: Input port pin (def.) 1: Output port pin Bits 8 - 15 RESERVED (read: undefined, write: don’t care) 15 14 13 12 11 10 9876543210 -------- P7S P6S P5S P4S P3S P2S P1S P0S Bit Function PiS Port pin sensitivity 0: Level sensitive (def.) 1: Edge sensitive Bits 8 - 15 RESERVED (read: undefined, write: don’t care) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |