ST18952 datasheet(29/67 Pages) STMICROELECTRONICS

29 / 67 page

29/66

ST18952

IMR: Interrupt mask/sensitivity register

(Address = 0029, Reset = 5555h, Read/Write)

Each interrupt input ITRQ0-7 can be masked individually when the corresponding IM0-7 bit is

set. In this case any activity on the ITRQ0-7 pin is ignored. All IM bits are set during DSP reset.

ITRQ0-7 is active either on a low level when IS0-7 is low (by default on reset) or on a falling

edge when IS0-7 is high.

When ITRQ0-7 is active on a low level, it must stay low until the ITACK falling edge is sampled.

IPR: Interrupt priority register

(Address = 002A, Reset = 0000h, Read/Write))

The IPR register contains the priority level of each ITRQ0-7 interrupt input. IP0-7 priority level

is coded using two bits. The different values of IP are 0, 1, 2, 3 (0 lowest priority, 3 highest

priority).

When two ITRQ with the same priority level are requesting during the same cycle, the first

acknowledged interrupt is the one corresponding to the lowest number (for example, ITRQ0

acknowledged prior to ITRQ3).

876543

210

IS7

IM7

IS6

IM6

IS5

IM5

IS4

IM4

IS3

IM3

IS2

IM2

IS1

IM1

IS0

IM0

Bit

Function

Interrupt mask

0: Interrupt is not masked

1: Interrupt is masked (default)

Sensitivity

0: ITRQ is active on a low level (default)

1: ITRQ is active on a falling edge

876543

210

IP7(1:0)

IP6(1:0)

IP5(1:0)

IP4(1:0)

IP3(1:0)

IP2(1:0)

IP1(1:0)

IP0(1:0)

Bit

Function

Interrupt priority level (0, 1, 2 or 3) (default is 0)

ST18952 数据表(PDF) 29 Page - STMicroelectronics

ST18952 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载