数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST18952 数据表(PDF) 44 Page - STMicroelectronics

部件名 ST18952
功能描述  DIGITAL SIGNAL PROCESSOR DSP CHIP
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST18952 数据表(HTML) 44 Page - STMicroelectronics

Back Button ST18952 Datasheet HTML 40Page - STMicroelectronics ST18952 Datasheet HTML 41Page - STMicroelectronics ST18952 Datasheet HTML 42Page - STMicroelectronics ST18952 Datasheet HTML 43Page - STMicroelectronics ST18952 Datasheet HTML 44Page - STMicroelectronics ST18952 Datasheet HTML 45Page - STMicroelectronics ST18952 Datasheet HTML 46Page - STMicroelectronics ST18952 Datasheet HTML 47Page - STMicroelectronics ST18952 Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 67 page
background image
44/66
ST18952
the D950 parallel port (input or output), the interrupt controller can be fed by the D950 parallel
port output.
INTR: Interrupt vector register
(Address = 004Ah, Reset = 0000h, Write only)
In the case of the interrupt controller being inhibited (bit 8 of the PICR register set to ‘1’), the
INTR register controls interrupt vector generation. This register must be initialized (INTR=0000
after reset) and can not be read.
After reset, ITC inputs are fed with external interrupt requests.
DMAR: DMA management register
The DMA controller DMARQ0-3 inputs and DMACK0-3 outputs are available as primary
inputs, in case of SIO inhibition. This is set by the system register DMAR.
(Address: 004Bh, Reset = 0000h, Read/Write):
Outputs DIT0-3 are connected to the interrupt controller inputs ITRQ0-3 (via PICR system
register described above).
HOLD DMA output is connected to HOLD D950 input through an arbitration module, which
takes into account external HOLD requests and manages HOLDACK generation to the right
HOLD sender.
After reset, DMA requests come from the SIO.
15
14
13
12
11
10
9876543210
Not used
D3
D2
D1
D0
Bit
Function
D0
0: DMARQ0 connected to DMARQ0 SIO0 and DMACK0 connected to DMACK0 SIO0
1: DMARQ0 connected to external DMARQ0 input called (DMARQ0_SRD0)
and DMACK0 connected to external DMACK0 input called (DMACK0_STD0)
D1
0: DMARQ1 connected to DMARQ1 SIO0 and DMACK1 connected to DMACK1 SIO0
1: DMARQ1 connected to external DMARQ1 input called (DMARQ1_SCK0)
and DMACK1 connected to external DMACK1 input called (DMACK1_SFS0)
D2
0: DMARQ2 connected to DMARQ0 SIO1 and DMACK2 connected to DMACK0 SIO1
1: DMARQ2 connected to external DMARQ2 input called (DMARQ2_SRD1)
and DMACK2 connected to external DMACK2 input called (DMACK2_STD1)
D3
0: DMARQ3 connected to DMARQ1 SIO1 and DMACK3 connected to DMACK1 SIO1
1: DMARQ3 connected to external DMARQ3 input called (DMARQ3_SCK1)
and DMACK3 connected to external DMACK3 input called (DMACK3_SFS1)
Bit 4 - 15
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com