ST18952 datasheet(46/67 Pages) STMICROELECTRONICS

46 / 67 page

46/66

ST18952

JTAG IEEE 1149.1 test access port

The Test Access Port (TAP) conforms to IEEE standard 1149.1.

The TAP consists of five pins: TMS, TCK, TDI, TDO and TRST. TDO can be overdriven to the

power rails, and TCK can be stopped in either logic state.

The instruction register is 8 bits long, with no parity, and the pattern “00000001” is loaded into

the register during the

Capture-IR state.

There are three defined public instructions, see Table 13.1. All other instruction codes are

reserved.

Table 13.1

Instruction codes

Notes 1:

MSB... LSB; LSB closest to TDO

Emulation Unit

The emulation unit (EMU) performs to emulation and test fuctions through the external IEEE

1149.1 JTAG interface. Refer to ”JTAG IEEE 1149.1 test access port” on page 46.

The emulation and test operations are controlled by the JTAG Test Access Port (TAP) and the

emulator by means of dedicated control I/Os.

Emulation mode can entered in one of two ways:

• Asserting ERQ input pin low.

• Meeting a valid breakpoint condition or executing an instruction in single step

mode.

The PC board emulator is able to display the processor status (memories and registers) and

restore the context.

The Emulation resources (see Figure 14.1) include:

• Four breakpoint registers (BP0, BP1, BP2, BP3) which can be affected by

Program or Data memory.

• Breakpoint counter (BPC).

• Program Counter Trace Buffer (PCB) able to store the address of the 6 last

executed instructions.

• Three control registers for Breakpoint condition programming.

Instruction code

Instruction

Selected register

04h

IDCODE

Identification

08h

EMU

D950 IOscan

FFh

BYPASS

Bypass

ST18952 数据表(PDF) 46 Page - STMicroelectronics

ST18952 数据表(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载