ST18952 datasheet(30/67 Pages) STMICROELECTRONICS

30 / 67 page

30/66

ST18952

ISPR: Interrupt stack pointer register

(Address = 002B, Reset = 0000h, Read/Write)

Note:

’-’ is RESERVED (read: 0, write: don’t care)

ISPR contains the number of stacked priority levels. If the ISPR value is directly written, the

SPLi/CPL values are modified. So the ICR register content is no longer significant but the

interrupt routine procedure is not affected. After reset, ISPR default value is 0

ISR: Interrupt status register

(Address = 002C, Reset = 0000h, Read/Write)

Note:

‘-’ is RESERVED (read: 0, write: don’t care)

An interrupt pending (IPE) bit is associated with each interrupt input. IPE is set when the

interrupt request is recorded and is reset when the interrupt request is acknowledged (ITACK

falling edge).

When the user does not want to acknowledge any of the pending interrupt requests, the IPE

flag of the CCR register must first be reset and then the ISR register set to “0000”.

When only some pending interrupt requests need to be acknowledged, the IPE bits of the other

interrupt inputs must be reset.

When the IPE bit is set by a direct register write an interrupt request will be generated

irrespective of the state of the ITRQ pin.

When the mask (IM) bit is set, the corresponding IPE bit is reset.

876543

210

-----

--------

ISP(2:0)

Bit

Function

ISPR

Number of stacked priority levels (0, 1, 2 or 3)

9876

3210

IPE7 IPE6 IPE5 IPE4 IPE3 IPE2 IPE1 IPE0

Bit

Function

IPE

Interrupt pending bit

0: Reset when interrupt request is acknowledged (default)

1: Set when interrupt request is recorded

ST18952 数据表(PDF) 30 Page - STMicroelectronics

ST18952 数据表(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载