| 数据搜索系统,热门电子元器件搜索 |
|
T89C51AC2-RLSI-M 数据表(PDF) 99 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T89C51AC2-RLSI-M 数据表(HTML) 99 Page - ATMEL Corporation |
|
99 / 117 page ![]() Draft.A - March 30, 2001 99 Preview - Confidential T89C51AC2 IPL1 (S:F8h) Interrupt Priority Low Register 1 Reset Value: xxxx xx0xb bit addressable Figure 90. IPL1 Register 7 6 5 4 3 2 1 0 - - - - - - PADCL - Bit Number Bit Mnemonic Description 7- Reserved The value read from this bit is indeterminate. Do not set this bit. 6- Reserved The value read from this bit is indeterminate. Do not set this bit. 5- Reserved The value read from this bit is indeterminate. Do not set this bit. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3- Reserved The value read from this bit is indeterminate. Do not set this bit. 2- Reserved The value read from this bit is indeterminate. Do not set this bit. 1 PADCL ADC Interrupt Priority level less significant bit. Refer to PSPIH for priority level. 0- Reserved The value read from this bit is indeterminate. Do not set this bit. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |