数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T89C51AC2-RLSI-M 数据表(PDF) 31 Page - ATMEL Corporation

部件名 T89C51AC2-RLSI-M
功能描述  8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T89C51AC2-RLSI-M 数据表(HTML) 31 Page - ATMEL Corporation

Back Button T89C51AC2-RLSI-M Datasheet HTML 27Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 28Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 29Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 30Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 31Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 32Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 33Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 34Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 35Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 117 page
background image
Draft.A - March 30, 2001
31
Preview - Confidential
T89C51AC2
8.2. Internal Space
8.2.1. Lower 128 Bytes RAM
The lower 128 bytes of RAM (see Figure 17) are accessible from address 00h to 7Fh using direct or indirect
addressing modes. The lowest 32 bytes are grouped into 4 banks of 8 registers (R0 to R7). Two bits RS0 and RS1
in PSW register (see Figure 23) select which bank is in use according to Table 15. This allows more efficient use
of code space, since register instructions are shorter than instructions that use direct addressing, and can be used
for context switching in interrupt service routines.
Table 15. Register Bank Selection
The next 16 bytes above the register banks form a block of bit-addressable memory space. The C51 instruction
set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by
these instructions. The bit addresses in this area are 00h to 7Fh.
Figure 18. Lower 128 bytes Internal RAM Organization
8.2.2. Upper 128 Bytes RAM
The upper 128 bytes of RAM are accessible from address 80h to FFh using only indirect addressing mode.
8.2.3. Expanded RAM
The on-chip 1024 bytes of expanded RAM (ERAM) are accessible from address 0000h to 03FFh using indirect
addressing mode through MOVX instructions. In this address range, the bit EXTRAM in AUXR register is used
to select the ERAM (default) or the XRAM. As shown in Figure 17 when EXTRAM= 0, the ERAM is selected
and when EXTRAM= 1, the XRAM is selected.
Caution:
Lower 128 bytes RAM, Upper 128 bytes RAM, and expanded RAM are made of volatile memory cells. This means that the RAM content is
indeterminate after power-up and must then be initialized properly.
RS1
RS0
Description
0
0
Register bank 0 from 00h to 07h
0
1
Register bank 0 from 08h to 0Fh
1
0
Register bank 0 from 10h to 17h
1
1
Register bank 0 from 18h to 1Fh
Bit-Addressable Space
4 Banks of
8 Registers
R0-R7
30h
7Fh
(Bit Addresses 0-7Fh)
20h
2Fh
18h
1Fh
10h
17h
08h
0Fh
00h
07h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com