数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T89C51AC2-RLSI-M 数据表(PDF) 54 Page - ATMEL Corporation

部件名 T89C51AC2-RLSI-M
功能描述  8-bit MCU with 32K bytes Flash, 10 bits A/D and EEPROM
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T89C51AC2-RLSI-M 数据表(HTML) 54 Page - ATMEL Corporation

Back Button T89C51AC2-RLSI-M Datasheet HTML 50Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 51Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 52Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 53Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 54Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 55Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 56Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 57Page - ATMEL Corporation T89C51AC2-RLSI-M Datasheet HTML 58Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 117 page
background image
54
Draft.A - March 30, 2001
Preview - Confidential
T89C51AC2
11.5. REGISTERS
SCON (S:98h)
Serial Control Register
Reset Value = 0000 0000b
Bit addressable
Figure 37. SCON Register
7
6
5
4
3
2
1
0
FE/SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Bit Number Bit Mnemonic
Description
7FE
Framing Error bit (SMOD0=1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SM0
Serial port Mode bit 0 (SMOD0=0)
Refer to SM1 for serial port mode selection.
6
SM1
Serial port Mode bit 1
SM0
SM1
ModeBaud Rate
0
0
Shift RegisterFXTAL/12
0
1
8-bit UARTVariable
1
0
9-bit UARTFXTAL/64 or FXTAL/32
1
1
9-bit UARTVariable
5
SM2
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3.
4
REN
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
3
TB8
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
2
RB8
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
1TI
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other
modes.
0RI
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 35. and Figure 36. in the other modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com