数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 251 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 251 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 247Page - Renesas Technology Corp R8C/2G Datasheet HTML 248Page - Renesas Technology Corp R8C/2G Datasheet HTML 249Page - Renesas Technology Corp R8C/2G Datasheet HTML 250Page - Renesas Technology Corp R8C/2G Datasheet HTML 251Page - Renesas Technology Corp R8C/2G Datasheet HTML 252Page - Renesas Technology Corp R8C/2G Datasheet HTML 253Page - Renesas Technology Corp R8C/2G Datasheet HTML 254Page - Renesas Technology Corp R8C/2G Datasheet HTML 255Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 251 / 344 page
background image
R8C/2G Group
19. Hardware LIN
Rev.1.00
Apr 04, 2008
Page 231 of 318
REJ09B0387-0100
19.3
Register Configuration
The hardware LIN contains the registers listed below.
These registers are detailed in Figures 19.2 and 19.3.
LIN Control Register (LINCR)
LIN Status Register (LINST)
Figure 19.2
LINCR Register
LIN Control Register
Symbol
Address
After Reset
LINCR
0106h
00h
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
LIN operation start bit
0 : Causes LIN to stop
1 : Causes LIN to start operating(3)
RW
LIN operation mode setting bit(2) 0 : Slave mode
(Synch Break detection circuit actuated)
1 : Master mode
(timer RA output OR’ed w ith TXD0)
0 : Disables Synch Field measurement-
completed interrupt
1 : Enables Synch Field measurement-
completed interrupt
SFIE
Synch Field measurement-
completed interrupt enable bit
b7 b6 b5 b4 b3 b2 b1 b0
0 : RXD0 input enabled
1 : RXD0 input disabled
When this bit is set to 1, timer RA input is
enabled and RXD0 input is disabled.
When read, the content is 0.
RW
RW
RO
RW
RW
RXD0 input status flag
Synch Break detection start bit(1)
Synch Break detection interrupt
enable bit
Bus collision detection interrupt
enable bit
0 : Disables Synch Break detection interrupt
1 : Enables Synch Break detection interrupt
0 : Disables bus collision detection interrupt
1 : Enables bus collision detection interrupt
SBIE
BCIE
RXDSF
LSTART
Inputs to timer RA and UART0 are prohibited immediately after this bit is set to 1. (Refer to Figure 19.5 Exam ple of
Header Field Transm ission Flow chart (1) and Figure 19.9 Exam ple of Header Field Reception Flow chart
(2).)
Before changing LIN operation modes, temporarily stop the LIN operation (LINE bit = 0).
SBE
After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.
0 : Unmasked after Synch Break is detected
1 : Unmasked after Synch Field measurement
is completed
RW
RXD0 input unmasking timing
select bit (effective only in slave
mode)
MST
RW
LINE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com