| 数据搜索系统,热门电子元器件搜索 |
|
HD64F2149YV 数据表(PDF) 592 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 数据表(HTML) 592 Page - Renesas Technology Corp |
|
592 / 1075 page ![]() Section 17 Keyboard Buffer Controller Rev. 3.00 Jan 18, 2006 page 564 of 1044 REJ09B0280-0300 Bit 1—Parity Error (PER): Indicates that an odd parity error has occurred. Bit 1 PER Description 0 [Clearing condition] (Initial value) Read PER when PER =1, then write 0 in PER 1 [Setting condition] When an odd parity error occurs Bit 0—Keyboard Stop (KBS): Indicates the receive data stop bit. Valid only when KBF = 1. Bit 0 KBS Description 0 0 stop bit received (Initial value) 1 1 stop bit received 17.2.2 Keyboard Control Register L (KBCRL) Bit 76543210 KBE KCLKO KDO — RXCR3 RXCR2 RXCR1 RXCR0 Initial value 01110000 Read/Write R/W R/W R/W — RRRR KBCRL is an 8-bit readable/writable register that enables the receive counter count and controls the keyboard buffer controller pin output. KBCRL is initialized to H'70 by a reset, and in standby mode, watch mode, subactive mode, subsleep mode, and module stop mode. Bit 7—Keyboard Enable (KBE): Enables or disables loading of receive data into the keyboard data buffer register (KBBR). Bit 7 KBE Description 0 Loading of receive data into KBBR is disabled (Initial value) 1 Loading of receive data into KBBR is enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |