| 数据搜索系统,热门电子元器件搜索 |
|
HD64F2149YV 数据表(PDF) 923 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2149YV 数据表(HTML) 923 Page - Renesas Technology Corp |
|
923 / 1075 page ![]() Appendix B Internal I/O Registers Rev. 3.00 Jan 18, 2006 page 895 of 1044 REJ09B0280-0300 MRB—DTC Mode Register B H'EC00–H'EFFF DTC 7 CHNE Undefined — 6 DISEL Undefined — 5 — Undefined — 4 — Undefined — 3 — Undefined — 0 — Undefined — 2 — Undefined — 1 — Undefined — Bit Initial value Read/Write DTC interrupt select 0 After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0 1 After a data transfer ends, the CPU interrupt is enabled DTC chain transfer enable 0 End of DTC data transfer 1 DTC chain transfer SAR—DTC Source Address Register H'EC00–H'EFFF DTC 23 Unde- fined — Bit Initial value Read/Write 22 Unde- fined — 21 Unde- fined — 20 Unde- fined — 19 Unde- fined — 4 Unde- fined — 3 Unde- fined — 2 Unde- fined — 1 Unde- fined — 0 Unde- fined — - - - - - - - - - - - - Specifies DTC transfer data source address DAR—DTC Destination Address Register H'EC00–H'EFFF DTC 23 Unde- fined — Bit Initial value Read/Write 22 Unde- fined — 21 Unde- fined — 20 Unde- fined — 19 Unde- fined — 4 Unde- fined — 3 Unde- fined — 2 Unde- fined — 1 Unde- fined — 0 Unde- fined — - - - - - - - - - - - - Specifies DTC transfer data destination address |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |