HD64F2149YV datasheet(267/1075 Pages) RENESAS

267 / 1075 page

Section 8 I/O Ports

Rev. 3.00 Jan 18, 2006 page 239 of 1044

REJ09B0280-0300

Port 8 Data Direction Register (P8DDR)

Bit

543210

—

P86DDR P85DDR P84DDR P83DDR P82DDR P81DDR P80DDR

Initial value

000000

Read/Write

—

WWWWWW

P8DDR is a 7-bit write-only register, the individual bits of which specify input or output for the

pins of port 8. P8DDR has the same address as PBPIN, and if read, the port B state will be

returned.

Setting a P8DDR bit to 1 makes the corresponding port 8 pin an output pin, while clearing the bit

to 0 makes the pin an input pin.

P8DDR is initialized to H'80 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

Port 8 Data Register (P8DR)

Bit

543210

—

P86DR

P85DR

P84DR

P83DR

P82DR

P81DR

P80DR

Initial value

000000

Read/Write

—

R/W

P8DR is a 7-bit readable/writable register that stores output data for the port 8 pins (P86 to P80). If

a port 8 read is performed while P8DDR bits are set to 1, the P8DR values are read directly,

regardless of the actual pin states. If a port 8 read is performed while P8DDR bits are cleared to 0,

the pin states are read.

P8DR is initialized to H'80 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

HD64F2149YV 数据表(PDF) 267 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 267 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载