数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HD64F2149YV 数据表(PDF) 286 Page - Renesas Technology Corp

部件名 HD64F2149YV
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 286 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 282Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 283Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 284Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 285Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 286Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 287Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 288Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 289Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 290Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 286 / 1075 page
background image
Section 8 I/O Ports
Rev. 3.00 Jan 18, 2006 page 258 of 1044
REJ09B0280-0300
8.12.2
Register Configuration
Table 8.23 summarizes the port B registers.
Table 8.23
Port B Registers
Name
Abbreviation
R/W
Initial Value
Address*
1
Port B data direction register
PBDDR
W
H'00
H'FFBE*
2
Port B output data register
PBODR
R/W
H'00
H'FFBC
Port B input data register
PBPIN
R
Undefined
H'FFBD*
3
Notes: 1. Lower 16 bits of the address.
2. PBDDR has the same address as P7PIN.
3. PBPIN has the same address as P8DDR.
Port B Data Direction Register (PBDDR)
Bit
7
6
543210
PB7DDR PB6DDR PB5DDR PB4DDR PB3DDR PB2DDR PB1DDR PB0DDR
Initial value
0
0
000000
Read/Write
W
W
WWWWWW
PBDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port B. PBDDR has the same address as P7PIN, and if read, the port 7 pin states will be
returned.
Setting a PBDDR bit to 1 makes the corresponding port B pin an output pin, while clearing the bit
to 0 makes the pin an input pin.
PBDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
• Mode 1, modes 2 and 3 (EXPE = 1)
When the ABW bit in WSCR is cleared to 0, port B pins automatically become data I/O pins
(D7 to D0), regardless of the input/output direction indicated by PBDDR. When the ABW bit
is 1, a port B pin becomes an output port if the corresponding PBDDR bit is set to 1, and an
input port if the bit is cleared to 0.
Data I/O pins go to the high-impedance state after a reset, and in hardware standby mode or
software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com