HD64F2149YV datasheet(287/1075 Pages) RENESAS

287 / 1075 page

Section 8 I/O Ports

Rev. 3.00 Jan 18, 2006 page 259 of 1044

REJ09B0280-0300

• Modes 2 and 3 (EXPE = 0)

A port B pin becomes an output port if the corresponding PBDDR bit is set to 1, and an input

port if the bit is cleared to 0.

Port B Output Data Register (PBODR)

Bit

543210

PB7ODR PB6ODR PB5ODR PB4ODR PB3ODR PB2ODR PB1ODR PB0ODR

Initial value

000000

Read/Write

R/W

PBODR is an 8-bit readable/writable register that stores output data for the port B pins (PB7 to

PB0). PBODR can always be read or written to, regardless of the contents of PBDDR.

PBODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

Port B Input Data Register (PBPIN)

Bit

543210

PB7PIN

PB6PIN

PB5PIN

PB4PIN

PB3PIN

PB2PIN

PB1PIN

PB0PIN

Initial value

—*

Read/Write

RRRRRR

Note:

Determined by the state of pins PB7 to PB0.

Reading PBPIN always returns the pin states.

PBPIN has the same address as P8DDR. If a write is performed, data will be written to P8DDR

and the port 8 settings will change.

HD64F2149YV 数据表(PDF) 287 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 287 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载