HD64F2149YV datasheet(312/1075 Pages) RENESAS

312 / 1075 page

Section 9 8-Bit PWM Timers

Rev. 3.00 Jan 18, 2006 page 284 of 1044

REJ09B0280-0300

9.2

9.2.1

PWM Register Select (PWSL)

Bit

Initial value

Read/Write

PWCKE

R/W

PWCKS

R/W

—

RS3

R/W

RS0

R/W

RS2

R/W

RS1

R/W

—

PWSL is an 8-bit readable/writable register used to select the PWM timer input clock and the

PWM data register.

PWSL is initialized to H'20 by a reset, and in the standby modes, watch mode, subactive mode,

subsleep mode, and module stop mode.

Bits 7 and 6—PWM Clock Enable, PWM Clock Select (PWCKE, PWCKS): These bits,

together with bits PWCKA and PWCKB in PCSR, select the internal clock input to TCNT in the

PWM timer.

PWSL

PCSR

Bit 7

Bit 6

Bit 2

Bit 1

PWCKE

PWCKS

PWCKB

PWCKA

Description

—

Clock input is disabled

(Initial value)

—

φ (system clock) is selected

φ/2 is selected

φ/4 is selected

φ/8 is selected

φ/16 is selected

The PWM resolution, PWM conversion period, and carrier frequency depend on the selected

internal clock, and can be found from the following equations.

Resolution (minimum pulse width) = 1/internal clock frequency

PWM conversion period = resolution

× 256

Carrier frequency = 16/PWM conversion period

Thus, with a 10-MHz system clock (

φ), the resolution, PWM conversion period, and carrier

frequency are as shown followings.

HD64F2149YV 数据表(PDF) 312 Page - Renesas Technology Corp

HD64F2149YV 数据表(HTML) 312 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载