数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADE7880 数据表(PDF) 95 Page - Analog Devices

部件名 ADE7880
功能描述  Polyphase Multifunction Energy Metering IC
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7880 数据表(HTML) 95 Page - Analog Devices

Back Button ADE7880 Datasheet HTML 91Page - Analog Devices ADE7880 Datasheet HTML 92Page - Analog Devices ADE7880 Datasheet HTML 93Page - Analog Devices ADE7880 Datasheet HTML 94Page - Analog Devices ADE7880 Datasheet HTML 95Page - Analog Devices ADE7880 Datasheet HTML 96Page - Analog Devices ADE7880 Datasheet HTML 97Page - Analog Devices ADE7880 Datasheet HTML 98Page - Analog Devices ADE7880 Datasheet HTML 99Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 104 page
background image
Data Sheet
ADE7880
Rev. A| Page 95 of 104
Bit
Mnemonic
Default Value
Description
4
FNLPHASE[1]
0
0: Phase B is out of no load condition based on fundamental active/reactive powers.
1: Phase B is in no load condition based on fundamental active/reactive powers. This bit is
set together with Bit 1 (FNLOAD) in STATUS1.
5
FNLPHASE[2]
0
0: Phase C is out of no load condition based on fundamental active/reactive powers.
1: Phase C is in no load condition based on fundamental active/reactive powers. This bit is
set together with Bit 1 (FNLOAD) in STATUS1.
6
VANLPHASE[0]
0
0: Phase A is out of no load condition based on apparent power.
1: Phase A is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
7
VANLPHASE[1]
0
0: Phase B is out of no load condition based on apparent power.
1: Phase B is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
8
VANLPHASE[2]
0
0: Phase C is out of no load condition based on apparent power.
1: Phase C is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
15:9
Reserved
000 0000
Reserved. These bits are always 0.
Table 42. COMPMODE Register (Address 0xE60E)
Bit
Mnemonic
Default Value
Description
0
TERMSEL1[0]
1
Setting all TERMSEL1[2:0] to 1 signifies the sum of all three phases is included in the CF1
output. Phase A is included in the CF1 outputs calculations.
1
TERMSEL1[1]
1
Phase B is included in the CF1 outputs calculations.
2
TERMSEL1[2]
1
Phase C is included in the CF1 outputs calculations.
3
TERMSEL2[0]
1
Setting all TERMSEL2[2:0] to 1 signifies the sum of all three phases is included in the CF2
output. Phase A is included in the CF2 outputs calculations.
4
TERMSEL2[1]
1
Phase B is included in the CF2 outputs calculations.
5
TERMSEL2[2]
1
Phase C is included in the CF2 outputs calculations.
6
TERMSEL3[0]
1
Setting all TERMSEL3[2:0] to 1 signifies the sum of all three phases is included in the CF3
output. Phase A is included in the CF3 outputs calculations.
7
TERMSEL3[1]
1
Phase B is included in the CF3 outputs calculations.
8
TERMSEL3[2]
1
Phase C is included in the CF3 outputs calculations.
10:9
ANGLESEL[1:0]
00
00: the angles between phase voltages and phase currents are measured.
01: the angles between phase voltages are measured.
10: the angles between phase currents are measured.
11: no angles are measured.
11
VNOMAEN
0
When this bit is 0, the apparent power on Phase A is computed regularly.
When this bit is 1, the apparent power on Phase A is computed using VNOM register instead
of regular measured rms phase voltage.
12
VNOMBEN
0
When this bit is 0, the apparent power on Phase B is computed regularly.
When this bit is 1, the apparent power on Phase B is computed using VNOM register instead of
regular measured rms phase voltage.
13
VNOMCEN
0
When this bit is 0, the apparent power on Phase C is computed regularly.
When this bit is 1, the apparent power on Phase C is computed using VNOM register instead of
regular measured rms phase voltage.
14
SELFREQ
0
When the ADE7880 is connected to 50 Hz networks, this bit should be cleared to 0 (default
value). When the ADE7880 is connected to 60 Hz networks, this bit should be set to 1.
15
Reserved
0
This bit is 0 by default and it does not manage any functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com