ADE7880 datasheet(98/104 Pages) AD

98 / 104 page

ADE7880

Data Sheet

Rev. A| Page 98 of 104

Bit

Mnemonic

Default Value

Description

SUM1SIGN

0: if the sum of all phase powers in the CF1 data path is positive.

1: if the sum of all phase powers in the CF1 data path is negative. Phase powers in the CF1

data path are identified by Bits[2:0] (TERMSEL1[x]) of the COMPMODE register and by

Bits[2:0] (CF1SEL[x]) of the CFMODE register.

AFVARSIGN

0: if the fundamental reactive power on Phase A is positive.

1: if the fundamental reactive power on Phase A is negative.

BFVARSIGN

0: if the fundamental reactive power on Phase B is positive.

1: if the fundamental reactive power on Phase B is negative.

CFVARSIGN

0: if the fundamental reactive power on Phase C is positive.

1: if the fundamental reactive power on Phase C is negative.

SUM2SIGN

0: if the sum of all phase powers in the CF2 data path is positive.

1: if the sum of all phase powers in the CF2 data path is negative. Phase powers in the CF2

data path are identified by Bits[5:3] (TERMSEL2[x]) of the COMPMODE register and by

Bits[5:3] (CF2SEL[x]) of the CFMODE register.

SUM3SIGN

0: if the sum of all phase powers in the CF3 data path is positive.

1: if the sum of all phase powers in the CF3 data path is negative. Phase powers in the CF3

data path are identified by Bits[8:6] (TERMSEL3[x]) of the COMPMODE register and by

Bits[8:6] (CF3SEL[x]) of the CFMODE register.

15:9

Reserved

000 0000

Reserved. These bits are always 0.

Table 47. CONFIG Register (Address 0xE618)

Bit

Mnemonic

Default Value

Description

INTEN

This bit manages the integrators in the phase current channels.

If INTEN=0, then the integrators in the phase current channels are always disabled.

If INTEN=1, then the integrators in the phase currents channels are enabled.

The neutral current channel integrator is managed by Bit 3 (ININTEN ) of CONFIG3 register.

Reserved

Reserved. This bit should be maintained at 1 for proper operation.

CF2DIS

When this bit is cleared to 0, the CF2 functionality is chosen at CF2/HREADY pin.

When this bit is set to 1, the HREADY functionality is chosen at CF2/HREADY pin.

SWAP

When this bit is set to 1, the voltage channel outputs are swapped with the current channel

outputs. Thus, the current channel information is present in the voltage channel registers

and vice versa.

MOD1SHORT

When this bit is set to 1, the voltage channel ADCs behave as if the voltage inputs were put

to ground.

MOD2SHORT

When this bit is set to 1, the current channel ADCs behave as if the voltage inputs were put

to ground.

HSDCEN

When this bit is set to 1, the HSDC serial port is enabled and HSCLK functionality is chosen at

CF3/HSCLK pin.

When this bit is cleared to 0, HSDC is disabled and CF3 functionality is chosen at CF3/HSCLK pin.

SWRST

When this bit is set to 1, a software reset is initiated.

These bits decide what phase voltage is considered together with Phase A current in the

power path.

00 = Phase A voltage.

01 = Phase B voltage.

10 = Phase C voltage.

9:8

VTOIA[1:0]

11 = reserved. When set, the ADE7880 behaves like VTOIA[1:0] = 00.

These bits decide what phase voltage is considered together with Phase B current in the

power path.

00 = Phase B voltage.

01 = Phase C voltage.

10 = Phase A voltage.

11:10

VTOIB[1:0]

11 = reserved. When set, the ADE7880 behaves like VTOIB[1:0] = 00.

ADE7880 数据表(PDF) 98 Page - Analog Devices

ADE7880 数据表(HTML) 98 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载