数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7932 数据表(PDF) 60 Page - Analog Devices

部件名 ADE7932
功能描述  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7932 数据表(HTML) 60 Page - Analog Devices

Back Button ADE7932 Datasheet HTML 56Page - Analog Devices ADE7932 Datasheet HTML 57Page - Analog Devices ADE7932 Datasheet HTML 58Page - Analog Devices ADE7932 Datasheet HTML 59Page - Analog Devices ADE7932 Datasheet HTML 60Page - Analog Devices ADE7932 Datasheet HTML 61Page - Analog Devices ADE7932 Datasheet HTML 62Page - Analog Devices ADE7932 Datasheet HTML 63Page - Analog Devices ADE7932 Datasheet HTML 64Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 120 page
background image
ADE7978/ADE7933/ADE7932
Data Sheet
Rev. 0 | Page 60 of 120
The threshold is formed by concatenating the 8-bit unsigned
VARTHR register (Address 0xEA03) to 27 bits equal to 0. The
VARTHR register is configured by the user and is the same for
the total reactive and fundamental powers on all phases. Its value
depends on how much energy is assigned to one LSB of the
var-hour registers. For example, if a derivative of a volt ampere
reactive hour, varh (10n varh, where n is an integer) is desired
as one LSB of the xVARHR register, the VARTHR register is
calculated using the following equation:
27
2
10
3600
×
×
×
×
×
=
FS
FS
n
s
I
V
f
PMAX
VARTHR
(38)
where:
PMAX = 26,991,271 = 0x19BDAA7, the instantaneous power
computed when the ADC inputs are at full scale.
fS = 1.024 MHz, the frequency at which every instantaneous
power computed by the DSP at 8 kHz is accumulated.
VFS and IFS are the rms values of the phase voltages and currents
when the ADC inputs are at full scale.
The VARTHR register is an 8-bit unsigned number, so its maxi-
mum value is 28 − 1. Its default value is 0x3. Avoid using values
lower than 3, that is, 2 or 1; never use the value 0 because the
threshold must be a non-zero value.
This discrete time accumulation or summation is equivalent to
integration in continuous time, as shown in Equation 39:
Reactive Energy =


×
=
=
0
0
Lim
n
T
T
q(nT)
q(t)dt
(39)
where:
n is the discrete time sample number.
T is the sample period.
In the ADE7978, the total phase reactive powers are accumulated
in the 32-bit signed registers AVARHR, BVARHR, and CVARHR
(Address 0xE406 to Address 0xE408). The fundamental phase
reactive powers are accumulated in the 32-bit signed registers
AFVARHR, BFVARHR, and CFVARHR (Address 0xE409 to
Address 0xE40B). The reactive energy register contents can roll
over to full-scale negative (0x80000000) and continue to increase
in value when the reactive power is positive. Conversely, if the
reactive power is negative, the energy register underflows to full-
scale positive (0x7FFFFFFF) and continues to decrease in value.
The ADE7978 provides a status flag to indicate that one of the
xVARHR registers is half full. Bit 2 (REHF) in the STATUS0
register (Address 0xE502) is set when Bit 30 of one of the
xVARHR registers changes, signifying that one of these registers
is half full.
If the reactive power is positive, the var-hour register
becomes half full when it increments from 0x3FFFFFFF
to 0x40000000.
If the reactive power is negative, the var-hour register
becomes half full when it decrements from 0xC0000000
to 0xBFFFFFFF.
Similarly, Bit 3 (FREHF) in the STATUS0 register is set when
Bit 30 of one of the xFVARHR registers changes, signifying that
one of these registers is half full.
Setting Bits[3:2] in the MASK0 register enables the FREHF and
REHF interrupts. When enabled, the IRQ0 pin goes low and the
status bit is set to 1 when one of the energy registers (xVARHR
for the REHF interrupt or xFVARHR for the FREHF interrupt),
becomes half full. The status bit is cleared and the IRQ0 pin is
returned high by writing a 1 to the appropriate bit in the STATUS0
register.
Setting Bit 6 (RSTREAD) in the LCYCMODE register
(Address 0xE702) enables a read with reset for all var-hour
accumulation registers, that is, the registers are reset to 0 after
a read operation.
INTEGRATION TIME UNDER STEADY LOAD
The discrete time sample period (T) for the accumulation
registers is 976.5625 ns (1.024 MHz frequency). With full-scale
sinusoidal signals on the analog inputs and a 90° phase difference
between the voltage and current signals (the largest possible
reactive power), the average word value representing the reactive
power is PMAX = 26,991,271. If the VARTHR register threshold
is set to 3 (its minimum recommended value), the first stage
accumulator generates a pulse that is added to the var-hour
registers at intervals of
s
5683
.
14
10
024
.
1
2
3
6
27
µ
=
×
×
×
PMAX
The maximum value that can be stored in the var-hour accumu-
lation register before it overflows is 231 − 1 or 0x7FFFFFFF. The
integration time is calculated as
Time = 0x7FFFFFFF × 14.5683 μs = 8 hr, 41 min, 25 sec
(40)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com