| 数据搜索系统,热门电子元器件搜索 |
|
AD9549APCBZ 数据表(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9549APCBZ 数据表(HTML) 4 Page - Analog Devices |
|
4 / 76 page ![]() AD9549 Rev. D | Page 4 of 76 SPECIFICATIONS DC SPECIFICATIONS AVDD = 1.8 V ± 5%, AVDD3 = 3.3 V ± 5%, DVDD = 1.8 V ± 5%, DVDD_I/O = 3.3 V ± 5%. AVSS = 0 V, DVSS = 0 V, unless otherwise noted. Table 1. Parameter Min Typ Max Unit Test Conditions/Comments SUPPLY VOLTAGE DVDD_I/O (Pin 1) 3.135 3.30 3.465 V DVDD (Pin 3, Pin 5, Pin 7) 1.71 1.80 1.89 V AVDD3 (Pin 14, Pin 46, Pin 47, Pin 49) 3.135 3.30 3.465 V AVDD3 (Pin 37) 1.71 3.30 3.465 V Pin 37 is typically 3.3 V, but can be set to 1.8 V AVDD (Pin 11, Pin 19, Pin 23 to Pin 26, Pin 29, Pin 30, Pin 36, Pin 42, Pin 44, Pin 45, Pin 53) 1.71 1.80 1.89 V SUPPLY CURRENT IAVDD3 (Pin 14) 4.7 5.6 mA REFA, REFB buffers IAVDD3 (Pin 37) 3.8 4.5 mA CMOS output clock driver at 3.3 V IAVDD3 (Pin 46, Pin 47, Pin 49) 26 29 mA DAC output current source, fS = 1 GSPS IAVDD (Pin 36, Pin 42) 21 26 mA FDBK_IN input, HSTL output clock driver (output doubler turned on) IAVDD (Pin 11) 12 15 mA REFA and REFB input buffer 1.8 V supply IAVDD (Pin 19, Pin 23 to Pin 26, Pin 29, Pin 30, Pin 44, Pin 45) 215 281 mA Aggregate analog supply, including system clock PLL IAVDD (Pin 53) 41 49 mA DAC power supply IDVDD (Pin 3, Pin 5, Pin 7) 254 265 mA Digital core IDVDD_I/O (Pin 1) 4 6 mA Digital I/O (varies dynamically) LOGIC INPUTS (Except Pin 32) Pin 9, Pin 10, Pin 54 to Pin 61, Pin 63, Pin 64 Input High Voltage (VIH) 2.0 DVDD_I/O V Input Low Voltage (VIL) DVSS 0.8 V Input Current (IINH, IINL) ±60 ±200 µA At VIN = 0 V and VIN = DVDD_I/O Maximum Input Capacitance (CIN) 3 pF CLKMODESEL (Pin 32) LOGIC INPUT Pin 32 only Input High Voltage (VIH) 1.4 AVDD V Input Low Voltage (VIL) AVSS 0.4 V Input Current (IINH, IINL) −18 −50 µA At VIN = 0 V and VIN = AVDD Maximum Input Capacitance (CIN) 3 pF LOGIC OUTPUTS Pin 62 and the following bidirectional pins: Pin 9, Pin 10, Pin 54, Pin 55, Pin 63 Output High Voltage (VOH) 2.7 DVDD_I/O V IOH = 1 mA Output Low Voltage (VOL) DVSS 0.4 V IOL = 1 mA REFERENCE INPUTS Pin 12, Pin 13, Pin 15, Pin 16 Input Capacitance 3 pF Input Resistance 8.5 11.5 14.5 kΩ Differential at Register 0x040F[1:0] = 00 Differential Operation Common Mode Input Voltage1 1.5 (Applicable When DC-Coupled) AVDD3 − 0.2 V Differential operation; note that LVDS signals must be ac-coupled Differential Input Voltage Swing1 500 mV p-p Differential operation Single-Ended Operation Register 0x040F[1:0] = 10 Input Voltage High (VIH) 2.0 AVDD3 V Input Voltage Low (VIL) AVSS 0.8 V Threshold Voltage AVDD3 − 0.66 AVDD3 − 0.82 AVDD3 − 0.98 V Register 0x040F[1:0] = 10 (other settings possible) Input Current 1 mA Single-ended operation FDBK_IN INPUT Pin 40, Pin 41 Input Capacitance 3 pF Input Resistance 18 22 26 kΩ Differential Differential Input Voltage Swing2 225 mV p-p −12 dBm into 50 Ω; must be ac-coupled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |