 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AD9549APCBZ 数据表(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9549APCBZ 数据表(HTML) 13 Page - Analog Devices |
|
|
13 / 76 page  AD9549 Rev. D | Page 13 of 76 TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise noted, AVDD, AVDD3, and DVDD are at nominal supply voltage; fS = 1 GHz, DAC RSET = 10 kΩ. 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 0.18ps RMS JITTER (50kHz TO 80MHz): 0.24ps Figure 3. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Bypassed), fREF = 19.44 MHz, fOUT = 311.04 MHz, DPLL Loop BW = 1 kHz 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 0.36ps RMS JITTER (50kHz TO 80MHz): 0.42ps Figure 4. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Bypassed), fREF = 19.44 MHz, fOUT = 622.08 MHz, DPLL Loop BW = 1 kHz, HSTL Output Doubler Enabled 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 1.01ps RMS JITTER (50kHz TO 80MHz): 1.04ps Figure 5. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Enabled Driven by R&S SMA100 Signal Generator at 50 MHz), fREF = 19.44 MHz, fOUT = 311.04 MHz, DPLL Loop BW = 1 kHz 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 1.09ps RMS JITTER (50kHz TO 80MHz): 1.14ps Figure 6. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Enabled and Driven by R&S SMA100 Signal Generator at 50 MHz), fREF = 19.44 MHz, fOUT = 622.08 MHz, DPLL Loop BW = 1 kHz, System Clock Doubler Enabled, HSTL Doubler Enabled 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 1.0ps RMS JITTER (50kHz TO 80MHz): 1.2ps Figure 7. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Enabled and Driven by R&S SMA100 at 50 MHz), fREF = 19.44 MHz, fOUT = 155.52 MHz, SYSCLK Doubler Enabled, DPLL Loop BW =1 kHz 10 100 1k 10k 100k 1M 10M 100M FREQUENCY OFFSET (Hz) –70 –80 –90 –100 –110 –120 –130 –140 –150 RMS JITTER (12kHz TO 20MHz): 1.07ps RMS JITTER (50kHz TO 80MHz): 1.16ps Figure 8. Additive Phase Noise at HSTL Output Driver, SYSCLK = 1 GHz (SYSCLK PLL Enabled and Driven by R&S SMA100 Signal Generator at 50 MHz), fREF = 8 kHz, fOUT = 155.52 MHz, DPLL Loop BW = 10 Hz |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
