数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9549APCBZ 数据表(PDF) 48 Page - Analog Devices

部件名 AD9549APCBZ
功能描述  Dual Input Network Clock Generator/Synchronizer
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9549APCBZ 数据表(HTML) 48 Page - Analog Devices

Back Button AD9549APCBZ Datasheet HTML 44Page - Analog Devices AD9549APCBZ Datasheet HTML 45Page - Analog Devices AD9549APCBZ Datasheet HTML 46Page - Analog Devices AD9549APCBZ Datasheet HTML 47Page - Analog Devices AD9549APCBZ Datasheet HTML 48Page - Analog Devices AD9549APCBZ Datasheet HTML 49Page - Analog Devices AD9549APCBZ Datasheet HTML 50Page - Analog Devices AD9549APCBZ Datasheet HTML 51Page - Analog Devices AD9549APCBZ Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 76 page
background image
AD9549
Rev. D | Page 48 of 76
I/O REGISTER MAP
All address and bit locations that are left blank in Table 13 are unused. Accessing reserved registers should be avoided. In cases where
some of the bits in register are reserved, the user can rely on the default value in the I/O register map and write the same value back to the
reserved bits in that register.
Table 13.
Addr
(Hex)
Type1
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
BIt 2
Bit 1
Bit 0
Default
(Hex)
Serial port configuration and part identification
0x0000
Serial
config.
SDO
active
LSB first
(buffered)
Soft
reset
Long
inst.
Long
inst.
Soft reset
LSB first
(buffered)
SDO active
0x18
0x0001
Reserved
Reserved
0x0002
RO
Part ID
Part ID
0x82
0x0003
RO
0x09
0x0004
Serial
options
Read buffer
register
0x00
0x0005
AC
Register
update
0x00
Power-down and reset
0x0010
Power-
down and
enable
PD HSTL
driver
Enable
CMOS
driver
Enable
output
doubler
PD
SYSCLK
PLL
PD REFA
PD REFB
Full PD
Digital PD
0x00
0x0011
Reserved
Reserved
0x0012
M, AC
Reset
History
reset
IRQ
reset
FPFD
reset
CPFD
reset
LF reset
CCI reset
DDS reset
0x00
0x0013
M
PD fund
DDS
S-div/2
reset
R-div/2
reset
S-divider
reset
R-divider
reset
0x00
System clock
0x0020
N-divider
N-divider, Bits[4:0]
0x12
0x0021
Reserved
Reserved
0x0022
PLL
parameters
VCO auto
range
reference
VCO range
Charge pump current,
Bits[1:0]
0x04
0x0023
PFD
divider
PFD divider, Bits[3:0]
(relationship between SYSCLK and PFD clock)
0x05
DPLL
0x0100
M
PLL
control
Reserved
Single-
tone
mode
Disable
freq.
estimator
Enable
freq.
slew
limiter
Reserved
Loop
polarity
Close loop
0x30
0x0101
R-divider
R-divider, Bits[15:0]
0x00
0x0102
0x00
0x0103
Falling
edge
triggered
Reserved
R-divider/2
0x00
0x0104
S-divider
S-divider, Bits[15:0]
0x00
0x0105
0x00
0x0106
Falling
edge
triggered
Reserved
S-divider/2
0x00
0x0107
M
P-divider
P-divider, Bits[4:0]
0x05



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com