AD9549APCBZ datasheet(19/76 Pages) AD

19 / 76 page

AD9549

Rev. D | Page 19 of 76

The DCO has a minimum frequency, fDCO[MIN] (see the DAC

Output Characteristics section of the AC Specifications table).

This minimum frequency imposes a lower bound, SMIN, on the

feedback divider value, as well.

























max

]

[

MIN

DCO

MIN

Note that reduced DCO frequencies result in worse jitter

performance (a consequence of the reduced slew rate of the

sinusoid generated by the DDS).

Forward and Reverse FEC Clock Scaling

The feedforward divider (divide-by-R) and feedback divider

(divide-by-S) enable FEC clock scaling. For instance, to multiply

the incoming signal by 255/237, set the S-divider to 255 and the

R-divider to 237. Be careful to abide by the limitations on the R-

and S-dividers, and make sure the phase detector input frequency

is within specified limits.

Phase Detector

The phase detector is composed of two detectors: a coarse phase

detector and a fine phase detector. The two detectors operate in

parallel. Both detectors measure the duration (Δt) of the pulses

generated by a conventional three-state phase/frequency detector.

Together, the fine and coarse phase detectors produce a digital

word that is a time-to-digital conversion of the separation

between the edge transitions of the prescaled reference signal

and the feedback signal.

If the fine phase detector is able to produce a valid result, this

result alone serves as the phase error measurement. If the fine

phase detector is in either an overflow or underflow condition,

the phase error measurement uses the coarse phase detector

instead.

Digital Loop Filter

The digital loop filter integrates and low-pass filters the digital

phase error values delivered by the phase detector. The loop

filter response mimics that of a second-order RC network used

to filter the output of a typical phase detector and charge pump

combination, as shown in Figure 24.

LOOP FILTER

VCO

PHASE/

FREQUENCY

DETECTOR

CHANGE

PUMP

CLK

Figure 24. Typical Analog PLL Block Diagram

The building blocks implemented on the AD9549, however, are

digital. A time-to-digital converter that produces digital values

proportional to the edge timing error between the CLK and

feedback signals replaces the phase-frequency detector and

charge pump. A digital filter that processes the edge timing

error samples from the time-to-digital converter replaces the loop

filter. A DDS replaces the VCO, which produces a frequency that

is linearly related to the digital value provided by the loop filter.

This is shown in Figure 25 with some additional detail.

The samples provided by the time-to-digital converter are delivered

to the loop filter at a sample rate equal to the CLK frequency (that

is, fR/R). The loop filter is intended to oversample the time-to-

digital converter output at a rate determined by the P-divider.

The value of P is programmable via the I/O register map. It is

stored as a 5-bit number, PIO. The value of PIO is related to P by

the equation

P = 2PIO

where 5 ≤ PIO ≤ 16.

Hence, the P-divider can provide divide ratios between 32 and

65,536 in power-of-2 steps. With a DAC sample rate of 1 GHz,

the loop filter sample rate can range from as low as 15.26 kHz to

a maximum of 31.25 MHz. Coupled to the loop filter is a cascaded

comb integrator (CCI) filter that provides a sample rate translation

between the loop filter sample rate (fS/P) and the DDS sample

rate, fS.

The choice of P is important because it controls both the

response of the CCI filter and the sample rate of the loop filter.

To understand the method for determining a useful value for P,

it is first necessary to examine the transfer function of the CCI

filter.

(

)

(













−

− jω

jω

CCI

)

cos(

)

cos(

)

(













−

ωP

HCCI

To evaluate the response in terms of absolute frequency, make

the substitution

= 2

where fS is the DAC sample rate, and f is the frequency at which

HCCI is to be evaluated.

Analysis of this function reveals that the CCI magnitude response

follows a low-pass characteristic that consists of a series of P lobes.

The lobes are bounded by null points occurring at frequency mul-

tiples of fS/P. The peak of each successive lobe is lower than its

predecessor over the frequency range between dc and one-half fS.

For frequencies greater than one-half fS, the response is a reflection

about the vertical at one-half fS. Furthermore, the first lobe (which

appears between dc and fS/P) exhibits a monotonically decreasing

response. That is, the magnitude is unity at dc, and it steadily

decreases with frequency until it vanishes at the first null point

(fS/P).

AD9549APCBZ 数据表(PDF) 19 Page - Analog Devices

AD9549APCBZ 数据表(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载