数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9549APCBZ 数据表(PDF) 71 Page - Analog Devices

部件名 AD9549APCBZ
功能描述  Dual Input Network Clock Generator/Synchronizer
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9549APCBZ 数据表(HTML) 71 Page - Analog Devices

Back Button AD9549APCBZ Datasheet HTML 67Page - Analog Devices AD9549APCBZ Datasheet HTML 68Page - Analog Devices AD9549APCBZ Datasheet HTML 69Page - Analog Devices AD9549APCBZ Datasheet HTML 70Page - Analog Devices AD9549APCBZ Datasheet HTML 71Page - Analog Devices AD9549APCBZ Datasheet HTML 72Page - Analog Devices AD9549APCBZ Datasheet HTML 73Page - Analog Devices AD9549APCBZ Datasheet HTML 74Page - Analog Devices AD9549APCBZ Datasheet HTML 75Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 76 page
background image
AD9549
Rev. D | Page 71 of 76
Register 0x0406—Part Version
Table 127.
Bits
Bit Name
Description
[7:6]
Part version
01b = AD9549, Revision A
00b = AD9549, Revision 0
[5:0]
Reserved
N/A
Register 0x0407 to Register 0x0408—Reserved
Register 0x0409—PFD Offset
Table 128.
Bits
Bit Name
Description
[7:0]
DPLL phase offset
This register controls the static time offset of the PFD (phase frequency detector) in closed-loop mode.
It has no effect when the DPLL is open.
Register 0x040A—PFD Offset (Continued)
Table 129.
Bits
Bit Name
Description
[13:8]
DPLL phase offset
This register controls the static time offset of the PFD (phase frequency detector) in closed-loop mode.
It has no effect when the DPLL is open.
Register 0x040B—DAC Full-Scale Current
Table 130.
Bits
Bit Name
Description
[7:0]
DAC full-scale current
DAC full-scale current, Bits[7:0]. See the DAC Output section.
Register 0x040C—DAC Full-Scale Current (Continued)
Table 131.
Bits
Bit Name
Description
[9:8]
DAC full-scale current
DAC full-scale current, Bits[9:8]. See Register 0x040B.
Register 0x040D to Register 0x040E—Reserved
Register 0x040F—Reference Bias Level
Table 132.
Bits
Bit Name
Description
[7:2]
Reserved
Reserved.
[1:0]
DC input level
This register sets the dc bias level for the reference inputs. The value should be chosen such that V
IH is
as close as possible to, but does not exceed, 3.3 V.
00 = VDD3 − 800 mV.
01 = VDD3 − 400 mV.
10 = VDD3 − 1.6 V.
11 = VDD3 − 1.2 V.
Register 0x0410—Reserved
HARMONIC SPUR REDUCTION (REGISTER 0x0500 TO REGISTER 0x0509)
See the Harmonic Spur Reduction section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com