AD9549APCBZ datasheet(5/76 Pages) AD

5 / 76 page

AD9549

Rev. D | Page 5 of 76

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

SYSTEM CLOCK INPUT

System clock inputs should always be ac-

coupled (both single-ended and differential)

SYSCLK PLL Bypassed

Input Capacitance

1.5

Single-ended, each pin

Input Resistance

2.4

2.6

2.8

kΩ

Differential

Internally Generated DC Bias Voltage2

0.93

1.17

1.38

Differential Input Voltage Swing3

632

mV p-p

0 dBm into 50 Ω

SYSCLK PLL Enabled

Input Capacitance

Single-ended, each pin

Input Resistance

2.4

2.6

2.8

kΩ

Differential

Internally Generated DC Bias Voltage2

0.93

1.17

1.38

Differential Input Voltage Swing3

632

mV p-p

0 dBm into 50 Ω

Crystal Resonator with SYSCLK PLL Enabled

Motional Resistance

100

Ω

25 MHz, 3.2 mm × 2.5 mm AT cut

CLOCK OUTPUT DRIVERS

HSTL Output Driver

Differential Output Voltage Swing

1080

1280

1480

Output driver static; see

Figure 12 for output

swing vs. frequency

Common-Mode Output Voltage2

0.7

0.88

1.06

CMOS Output Driver

Output driver static; see

Figure 13 and

Figure 14 for output swing vs. frequency

Output Voltage High (VOH)

2.7

IOH = 1 mA, (Pin 37) = 3.3 V

Output Voltage Low (VOL)

0.4

IOL = 1 mA, (Pin 37) = 3.3 V

Output Voltage High (VOH)

1.4

IOH = 1 mA, (Pin 37) = 1.8 V

Output Voltage Low (VOL)

0.4

IOL = 1 mA, (Pin 37) = 1.8 V

TOTAL POWER DISSIPATION

All Blocks Running4

1060

1310

Worst case over supply, temperature, process

Power-Down Mode

Using either the power-down and enable

Digital Power-Down Mode

565

713

Default with SYSCLK PLL Enabled

955

After reset or power-up with fS = 1 GHz,

S4 = 0, S1 to S3 = 1, fSYSCLK = 25 MHz

Default with SYSCLK PLL Disabled

945

1115

After reset or power-up with fS = 1 GHz,

S1 to S4 = 1

With REFA or REFB Power-Down

1105

One reference still powered up

With HSTL Clock Driver Power-Down

1095

With CMOS Clock Driver Power-Down

1107

1 Must be

≤0 V relative to AVDD3 (Pin 14) and ≥0 V relative to AVSS (Pin 33, Pin 43).

2 Relative to AVSS (Pin 33, Pin 43).

3 Must be

≤0 V relative to AVDD (Pin 36) and ≥0 V relative to AVSS (Pin 33, Pin 43).

4 Typical measurement done with only REFA and HSTL output doubler turned off.

AD9549APCBZ 数据表(PDF) 5 Page - Analog Devices

AD9549APCBZ 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

数据表下载