数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9549APCBZ 数据表(PDF) 40 Page - Analog Devices

部件名 AD9549APCBZ
功能描述  Dual Input Network Clock Generator/Synchronizer
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9549APCBZ 数据表(HTML) 40 Page - Analog Devices

Back Button AD9549APCBZ Datasheet HTML 36Page - Analog Devices AD9549APCBZ Datasheet HTML 37Page - Analog Devices AD9549APCBZ Datasheet HTML 38Page - Analog Devices AD9549APCBZ Datasheet HTML 39Page - Analog Devices AD9549APCBZ Datasheet HTML 40Page - Analog Devices AD9549APCBZ Datasheet HTML 41Page - Analog Devices AD9549APCBZ Datasheet HTML 42Page - Analog Devices AD9549APCBZ Datasheet HTML 43Page - Analog Devices AD9549APCBZ Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 76 page
background image
AD9549
Rev. D | Page 40 of 76
The DDS output frequency listed in Table 8 assumes that
the internal DAC sampling frequency (fS) is 1 GHz. These
frequencies scale 1:1 with fS, meaning that other startup
frequencies are available by varying the SYSCLK frequency.
At startup, the internal frequency multiplier defaults to 40×
when the Xtal/PLL mode is selected via the status pins.
Note that when using this mode, the digital PLL loop is still open,
and the AD9549 is acting as a frequency synthesizer. The
frequency dividers and DPLL loop filter must still be
programmed before closing the loop.
Table 8. Default Power-Up Frequency Options for 1 GHz
System Clock
Status Pin
SYSCLK
Input Mode
Output Frequency
(MHz)
S4
S3
S2
S1
0
0
0
0
Xtal/PLL
0
0
0
0
1
Xtal /PLL
38.87939
0
0
1
0
Xtal /PLL
51.83411
0
0
1
1
Xtal /PLL
61.43188
0
1
0
0
Xtal /PLL
77.75879
0
1
0
1
Xtal /PLL
92.14783
0
1
1
0
Xtal /PLL
122.87903
0
1
1
1
Xtal /PLL
155.51758
1
0
0
0
Direct
0
1
0
0
1
Direct
38.87939
1
0
1
0
Direct
51.83411
1
0
1
1
Direct
61.43188
1
1
0
0
Direct
77.75879
1
1
0
1
Direct
92.14783
1
1
1
0
Direct
122.87903
1
1
1
1
Direct
155.51758
Interrupt Request (IRQ)
Any one of the four status pins (S1 to S4) can be programmed as
an IRQ pin. If a status pin is programmed as an IRQ pin, the state
of the internal IRQ flag appears on that pin. An IRQ flag is
internally generated based on the change of state of any one of
the internal status flags. The individual status flags are routed to
a read-only I/O register (status register) so that the user can
interrogate the status of any of these flags at any time. Furthermore,
each status flag is monitored for a change in state. In some cases,
only a change of state in one direction is necessary (for example, the
frequency estimate done flag), but in most cases, the status flags are
monitored for a change of state in either direction (see Figure 50).
Whether or not a particular state change is allowed to generate
an IRQ is dependent on the state of the bits in the IRQ mask
register. The user programs the mask to enable those events,
which are to constitute cause for an IRQ. If an unmasked event
occurs, it triggers the IRQ latch and the IRQ flag is asserted
(active high). The state of the IRQ flag is made available
externally via one of the programmable status pins (see the
Status Pins section).
The automatic assertion of the IRQ flag causes the contents of the
status register to be transferred to the IRQ status register. The
user can then read the IRQ status register any time after the
indication of an IRQ event (that is, assertion of the IRQ flag). By
noting the bit that is set in the IRQ register, the cause of the IRQ
event can be determined.
Once the IRQ register has been read, the user must set the IRQ
reset bit in the appropriate control register via the serial I/O port.
This restores the IRQ flag to its default state, clears the IRQ status
register, and resets the edge detection logic that monitors the
status flags in preparation for the next state change.
20
Q
D
IRQ
REG.
0
IRQ
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
EDGE
DETECT
NEW REF
FREQ. EST. DONE
ENTER HOLDOVER
EXIT HOLDOVER
PHASE LOCKED
PHASE UNLOCKED
FREQ. LOCKED
FREQ. UNLOCKED
REFA LOR
REFA LOR
REFB LOR
REFB LOR
REFA OOL
REFA OOL
REFB OOL
REFB OOL
REFA VALID
REFA INVALID
REFB VALID
REFB INVALID
STATUS REGISTER
STATUS
FLAGS
REF SELECTED (A/B)
FREQUENCY EST. DONE
HOLDOVER
PHASE LOCK
FREQUENCY LOCK
REFA LOR
REFB LOR
REFA OOL
REFB OOL
REFA VALID
REFB VALID
IRQ RESET
11
IRQ MASK REGISTER
S
Figure 50. Interrupt Request Logic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com