数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9549APCBZ 数据表(PDF) 2 Page - Analog Devices

部件名 AD9549APCBZ
功能描述  Dual Input Network Clock Generator/Synchronizer
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9549APCBZ 数据表(HTML) 2 Page - Analog Devices

  AD9549APCBZ Datasheet HTML 1Page - Analog Devices AD9549APCBZ Datasheet HTML 2Page - Analog Devices AD9549APCBZ Datasheet HTML 3Page - Analog Devices AD9549APCBZ Datasheet HTML 4Page - Analog Devices AD9549APCBZ Datasheet HTML 5Page - Analog Devices AD9549APCBZ Datasheet HTML 6Page - Analog Devices AD9549APCBZ Datasheet HTML 7Page - Analog Devices AD9549APCBZ Datasheet HTML 8Page - Analog Devices AD9549APCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 76 page
background image
AD9549
Rev. D | Page 2 of 76
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Basic Block Diagram ........................................................................ 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
DC Specifications ......................................................................... 4
AC Specifications.......................................................................... 6
Absolute Maximum Ratings............................................................ 9
Thermal Resistance ...................................................................... 9
ESD Caution.................................................................................. 9
Pin Configuration and Function Descriptions........................... 10
Typical Performance Characteristics ........................................... 13
Input/Output Termination Recommendations.......................... 16
Theory of Operation ...................................................................... 17
Overview...................................................................................... 17
Digital PLL Core (DPLLC)........................................................ 17
Phase Detector............................................................................ 21
Digital Loop Filter Coefficients................................................ 22
Closed-Loop Phase Offset......................................................... 24
Lock Detection............................................................................ 24
Reference Monitors .................................................................... 26
Reference Switchover ................................................................. 27
Holdover ...................................................................................... 29
Output Frequency Range Control............................................ 32
Reconstruction Filter ................................................................. 32
FDBK_IN Inputs ........................................................................ 33
Reference Inputs ......................................................................... 33
SYSCLK Inputs ........................................................................... 33
Harmonic Spur Reduction ........................................................ 35
Output Clock Drivers and 2× Frequency Multiplier............. 36
Frequency Slew Limiter............................................................. 37
Frequency Estimator.................................................................. 37
Status and Warnings................................................................... 39
Thermal Performance .................................................................... 41
Power-Up......................................................................................... 42
Power-On Reset.......................................................................... 42
Programming Sequence ............................................................ 42
Power Supply Partitioning............................................................. 43
3.3 V Supplies.............................................................................. 43
1.8 V Supplies.............................................................................. 43
Serial Control Port ......................................................................... 44
Serial Control Port Pin Descriptions....................................... 44
Operation of Serial Control Port.............................................. 44
The Instruction Word (16 Bits)................................................ 45
MSB/LSB First Transfers ........................................................... 45
I/O Register Map ............................................................................ 48
I/O Register Descriptions.............................................................. 53
Serial Port Configuration (Register 0x0000 to Register
0x0005) ........................................................................................ 53
Power-Down and Reset (Register 0x0010 to Register 0x0013)
....................................................................................................... 53
System Clock (Register 0x0020 to Register 0x0023) ............. 54
Digital PLL Control and Dividers (Register 0x0100 to
Register 0x0130) ......................................................................... 55
Free-Run (Single-Tone) Mode (Register 0x01A0 to Register
0x01AD) ...................................................................................... 61
Reference Selector/Holdover (Register 0x01C0 to Register
0x01C3)........................................................................................ 62
Doubler and Output Drivers (Register 0x0200 to Register
0x0201) ........................................................................................ 63
Monitor (Register 0x0300 to Register 0x0335)....................... 64
Calibration (User-Accessible Trim) (Register 0x0400 to
Register 0x0410) ......................................................................... 70
Harmonic Spur Reduction (Register 0x0500 to Register
0x0509) ........................................................................................ 71
Applications Information .............................................................. 73
Sample Applications Circuit ..................................................... 73
Outline Dimensions....................................................................... 74
Ordering Guide .......................................................................... 74



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com