CS49310 datasheet(58/86 Pages) CIRRUS

58 / 86 page

CS49300 Family DSP

DS339PP4

Figure 36. Autoboot Sequence

Notes: 1. RESET must be held LOWTrstl.

2. The RD and WR pins must be configured to select a

serial communication mode as defined in the

CS493XX Datasheet. The setup (Trstsu) and hold

(Trsthld) times must be observed for the RD, WR, and

AUTOBOOT pins.

3. INTREQ should be ignored during this period. 200 ms

is typical but this time is application code specific and

may be higher. Wait times should be verified by the

designer.

4. The READ_* and WRITE_* functions are

placeholders for the READ_I2C/READ_SPI and

WRITE_I2C/WRITE_SPI functions defined in Section

6.1, “Serial Communication” on page 33.

CORRECT VALUE?

READ_*(VARIABLE)

RESET(LOW) (NOTE 1)

RESET(HIGH) (NOTE 2)

RELEASE ABOOT

(NOTE 4)

WAIT 5 MS

AUTOBOOT COMPLETE

WRITE_*(HW_CONFIG_MSG,

HW_MSG_SIZE)

(NOTE 4)

WRITE_*(SW_CONFIG_MSG,

SW_MSG_SIZE)

(NOTE 4)

ABOOT(LOW)

WAIT 200 MS (NOTE 3)

WRITE_*(KICKSTART,

MSG_SIZE)

(NOTE 4)

CS49310 数据表(PDF) 58 Page - Cirrus Logic

CS49310 数据表(HTML) 58 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

CS49310 数据表(PDF) 58 Page - Cirrus Logic

CS49310 数据表(HTML) 58 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载