CS49310 datasheet(19/86 Pages) CIRRUS

19 / 86 page

CS49300 Family DSP

DS339PP4

1.14. Switching Characteristics — Digital Audio Output

(TA = 25 °C; VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)

Notes: 1. MCLK can be an input or an output. These specifications apply for both cases.

2. Master mode timing specifications are characterized, not production tested.

3. Master mode is defined as the CS493XX driving both SCLK and LRCLK. When MCLK is an input, it is

divided to produce SCLK and LRCLK.

4. This timing parameter is defined from the non-active edge of SCLK. The active edge of SCLK is the

point at which the data is valid.

5. Slave mode is defined as SCLK and LRCLK being driven by an external source.

6. This specification is characterized, not production tested.

Parameter

Symbol

Min

Max

Unit

MCLK period

(Note 1)

Tmclk

MCLK duty cycle

(Note 1)

SCLK period for Master or Slave mode

(Note 2)

Tsclk

SCLK duty cycle for Master or Slave mode

(Note 2)

Master Mode

(Note 2, 3)

SCLK delay from MCLK rising edge, MCLK as an input

Tsdmi

SCLK delay from MCLK rising edge, MCLK as an output

Tsdmo

–5

LRCLK delay from SCLK transition

(Note 4)

Tlrds

AUDATA2–0 delay from SCLK transition

(Note 4)

Tadsm

Slave Mode

(Note 5)

Time from active edge of SCLKN1(2) to LRCLKN1(2) transition

Tstlr

Time from LRCLKN1(2) transition to SCLKN1(2) active edge

Tlrts

AUDATA2–0 delay from SCLK transition

(Note 4, 6)

Tadss

CS49310 数据表(PDF) 19 Page - Cirrus Logic

CS49310 数据表(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载