CS49310 datasheet(12/86 Pages) CIRRUS

12 / 86 page

CS49300 Family DSP

DS339PP4

1.9. Switching Characteristics — SPI Control Port

(TA = 25 °C; VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF)

Notes: 1. The specification fsck indicates the maximum speed of the hardware. The system designer should be

aware that the actual maximum speed of the communication port may be limited by the software. The

relevant application code user’s manual should be consulted for the software speed limitations.

2. Data must be held for sufficient time to bridge the 50 ns transition time of SCCLK.

3. SCDOUT should

not be sampled during this time period.

4. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the

second-to-last bit of the last byte of data during a read operation as shown.

5. If INTREQ goes high as indicated in (Note 4), then INTREQ is guaranteed to remain high until the next

rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat

this condition as a new read transaction. Raise chip select to end the current read transaction and then

drop it, followed by the 7-bit address and the R/W bit (set to 1 for a read) to start a new read transaction.

6. With a 4.7k Ohm pull-up resistor this value is typically 215ns. As this pin is open drain adjusting the pull

up value will affect the rise time.

7. This time is by design and not tested.

Parameter

Symbol

Min

Max

Units

SCCLK clock frequency

(Note 1)

fsck

2000

kHz

CS falling to SCCLK rising

tcss

Rise time of SCCLK line

(Note 7)

-50

Fall time of SCCLK lines

(Note 7)

-50

SCCLK low time

tscl

150

SCCLK high time

tsch

150

Setup time SCDIN to SCCLK rising

tcdisu

Hold time SCCLK rising to SCDIN

(Note 2)

tcdih

Transition time from SCCLK to SCDOUT valid

(Note 3)

tscdov

-40

Time from SCCLK rising to INTREQ rising

(Note 4)

tscrh

200

Rise time for INTREQ

(Note 4)

trr

(Note 6)

Hold time for INTREQ from SCCLK rising

(Note 5, 7)

tscrl

Time from SCCLK falling to CS rising

tsccsh

High time between active CS

tcsht

200

Time from CS rising to SCDOUT high-Z

(Note 7)

tcscdo

CS49310 数据表(PDF) 12 Page - Cirrus Logic

CS49310 数据表(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载

链接网址

CS49310 数据表(PDF) 12 Page - Cirrus Logic

CS49310 数据表(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表 下载

链接网址

数据表下载