CS49310 datasheet(65/86 Pages) CIRRUS

65 / 86 page

CS49300 Family DSP

DS339PP4

about how to control the GPIO pins of the DSP via

messaging to the SPI or I2C port.

8.8. CDB49300-MEMA.0

The CDB49300-MEMA.0 is an external memory

adapter

card

designed

for

use

with

the

CDB4923/CDB4930 REV-A.0 Evaluation Board.

The schematic for the CDB49300-MEMA.0 is

shown in Figure 42. This board is an example of

one possible external memory configuration.

In addition to autobooting from external EPROM,

certain application codes require real-time access

to external SRAM, such as decoding of AAC

Multichannel streams, which have a 5.1 channel

output. These applications require that the DSP has

real-time access to 70nS (or faster) 32 Kilobyte

SRAM.

The

128

Kilobyte

SRAM

the

CDB49300-MEMA.0 is made accessible by the

DSP when the host drives uC18 high. The external

256 Kilobyte EPROM is accessible to the DSP

when the host controller drives uC18 low. The with

uC15, uC16, and uC17 lines are used to page

between the various code images.

CS49310 数据表(PDF) 65 Page - Cirrus Logic

CS49310 数据表(HTML) 65 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载