数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS49310 数据表(PDF) 68 Page - Cirrus Logic

部件名 CS49310
功能描述  Multi-Standard Audio Decoder Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS49310 数据表(HTML) 68 Page - Cirrus Logic

Back Button CS49310 Datasheet HTML 64Page - Cirrus Logic CS49310 Datasheet HTML 65Page - Cirrus Logic CS49310 Datasheet HTML 66Page - Cirrus Logic CS49310 Datasheet HTML 67Page - Cirrus Logic CS49310 Datasheet HTML 68Page - Cirrus Logic CS49310 Datasheet HTML 69Page - Cirrus Logic CS49310 Datasheet HTML 70Page - Cirrus Logic CS49310 Datasheet HTML 71Page - Cirrus Logic CS49310 Datasheet HTML 72Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 86 page
background image
CS49300 Family DSP
68
DS339PP4
is presented most significant bit first. It should be
noted that in the multichannel modes the SCLK
rate must be greater than the number of bits per
channel multiplied by the number of channels. In
the example SCLK must be greater than M * 6.
Because each of the ports is fully configurable
(SCLK polarity, LRCLK polarity, Word Width,
SCLK Rate) not all modes have been presented.
10.2. Digital Audio Input Port
The digital audio input port, or DAI, is used for
both compressed and PCM digital audio data input.
In addition this port supports a special clocking
mode in which a clock can be input to directly drive
the internal 33 bit counter. Table 13, “Digital
Audio Input Port,” on page 68 shows the pin
names, mnemonics and pin numbers associated
with the DAI.
The DAI is fully configurable including support for
I2S, left justified and multichannel formats. In
addition the DAI can be programmed for slave
clocks, where LRCLKN1 and SCLKN1 are inputs,
or master clocks, where LRCLKN1 and SCLKN1
are outputs. In order for clocks to be master, the
internal PLL must be used.
STCCLK2 can also be programmed to drive the
internal 33 bit counter. This counter would
typically be driven by a 90kHz clock. The internal
LRCK
SC L K
SD AT A
MS B
LS B
Le ft
R ig ht
MS B
LS B
Figure 43. I2S Format
L RCK
SC L K
SD AT A
MS B
LS B
Le ft
R ig ht
MS B
LS B
MS B
Figure 44. Left Justified Format (Rising Edge Valid SCLK)
LR C L K
SC L K
SD ATA
MS B
L S B
M C lo ck s
P e r C hannel
MS B
L S B
M Clock s
P er Channel
M C lo ck s
P e r C h annel
MS B
L S B
M C lo c ks
P e r C hann el
MS B
L S B
M C lo ck s
P e r C hannel
MS B
L S B
M Clo ck s
P er Ch annel
MS B
L SB
MS B
Figure 45. Multichannel Format
Pin Name
Pin Description
Pin Number
SDATAN1
STCCLK2
Serial Data In
Secondary STC clock
22
SCLKN1
Serial Bit Clock
25
LRCLKN1
Frame Clock
26
Table 13. Digital Audio Input Port



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com