数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS49310 数据表(PDF) 76 Page - Cirrus Logic

部件名 CS49310
功能描述  Multi-Standard Audio Decoder Family
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS49310 数据表(HTML) 76 Page - Cirrus Logic

Back Button CS49310 Datasheet HTML 72Page - Cirrus Logic CS49310 Datasheet HTML 73Page - Cirrus Logic CS49310 Datasheet HTML 74Page - Cirrus Logic CS49310 Datasheet HTML 75Page - Cirrus Logic CS49310 Datasheet HTML 76Page - Cirrus Logic CS49310 Datasheet HTML 77Page - Cirrus Logic CS49310 Datasheet HTML 78Page - Cirrus Logic CS49310 Datasheet HTML 79Page - Cirrus Logic CS49310 Datasheet HTML 80Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 86 page
background image
CS49300 Family DSP
76
DS339PP4
11.3. Output Data Hardware Configuration
The naming convention for the DAO configuration
is as follows:
OUTPUT A B C D E
where the parameters are defined as:
A - DAO Mode (Master/Slave for LRCLK and
SCLK)
B - Data Format
C - MCLK Frequency
D - SCLK Frequency
E - SCLK Polarity
The following tables show the different values for
each parameter as well as the hex message that
needs to be sent. When creating the hardware
configuration message, only one hex message
should be sent per parameter.
A Value
DAO Modes (LRCLK &
SCLK)
Hex
Message
0
(default)
MCLK - Slave
SCLK - Slave
LRCLK - Slave
0x80017F
0x400000
1MCLK - Slave
SCLK - Master
LRCLK - Master
0x80027F
0xBFFFFF
2
MCLK - Master
SCLK - Master
LRCLK - Master
0x80027F
0xBFDFFF
Table 22. Output Clock Configuration
(Parameter A)
B Value
DAO Data Format Of
AUDATA0, 1, 2 (or AUDATA0
for Multichannel Modes)
Hex
Message
0
(default)
I2S 24-bit
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I2S or Left Justified is
covered in AN162 and AN163)
0x80027F
0xFC7FFF
0x80027C
0xF01F00
0x80027D
0xF01F00
0x80027E
0xF01F00
0x80017F
0x038000
0x80017C
0x000001
0x80017D
0x000001
0x80017E
0x000001
1
Left Justified 24-bit
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I2S or Left Justified is
covered in AN162 and AN163)
0x80027F
0xFC7FFF
0x80027C
0xF01F00
0x80027D
0xF01F00
0x80027E
0xF01F00
0x80017F
0x018000
2
Multichannel (6 channel)
20-bit Left Justified
(SCLK must be at least 128Fs
for this mode)
(Configuration of AUDATA3 as S/PDIF
(IEC60958) or Digital Audio in the
format of I2S or Left Justified is
covered in AN162 and AN163)
0x80027F
0xFC7FFF
0x80027C
0xF00000
0x80017C
0x001300
0x80027D
0xF00000
0x80017D
0x001300
0x80027E
0xF00000
0x80017E
0x001300
Table 23. Output Data Format Configuration
(Parameter B)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com