| 数据搜索系统,热门电子元器件搜索 |
|
PM0223 数据表(PDF) 97 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0223 数据表(HTML) 97 Page - STMicroelectronics |
|
97 / 110 page ![]() DocID025763 Rev 1 97/110 PM0223 STM32L0 Core Peripherals 108 To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99. 4.4.3 SysTick Current Value Register (STK_CVR) The STK_CVR contains the current value of the SysTick counter. See the register summary in Table 33 on page 95 for its attributes. The bit assignments are: 4.4.4 SysTick Calibration Value Register (STK_CALIB) The STK_CALIB register indicates the SysTick calibration properties. See the register summary in Table 33 on page 95 for its attributes. The bit assignments are: If calibration information is not known, calculate the calibration value required from the frequency of the processor clock or external clock. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved CURRENT rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w 15 14 13 12 11 10 9 8 76 5432 1 0 CURRENT rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w rc_w Bits31:24 Reserved, must be kept cleared. Bits 23:0 CURRENT Reads return the current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 NO REF SKEW Reserved TENMS[23:16] r r rr rrrr r r 15 14 13 12 11 10 9 8 76 5432 1 0 TENMS[15:0] r rrrr r r r r r rrrr r r Bit 31 NOREF: Reads as zero. Indicates that separate reference clock is provided. The frequency of this clock is HCLK/8. Bit 30 SKEW: Reads as one. Calibration value for the 1ms inexact timing is not known because TENMS is not known. This can affect the suitability of SysTick as a software real time clock. Bits 29:24 Reserved, must be kept cleared. Bits 23:0 TENMS[23:0]: Indicates the calibration value when the SysTick counter runs on HCLK max/8 as external clock. The value is product dependent, please refer to the Product Reference Manual, SysTick Calibration Value section. When HCLK is programmed at the maximum frequency, the SysTick period is 1ms. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |