数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0223 数据表(PDF) 23 Page - STMicroelectronics

部件名 PM0223
功能描述  This programming manual provides information for application and system-level software developers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0223 数据表(HTML) 23 Page - STMicroelectronics

Back Button PM0223 Datasheet HTML 19Page - STMicroelectronics PM0223 Datasheet HTML 20Page - STMicroelectronics PM0223 Datasheet HTML 21Page - STMicroelectronics PM0223 Datasheet HTML 22Page - STMicroelectronics PM0223 Datasheet HTML 23Page - STMicroelectronics PM0223 Datasheet HTML 24Page - STMicroelectronics PM0223 Datasheet HTML 25Page - STMicroelectronics PM0223 Datasheet HTML 26Page - STMicroelectronics PM0223 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 110 page
background image
DocID025763 Rev 1
23/110
PM0223
The STM32L0 Cortex-M0+ Processor
35
2.2.4
Additional memory access constraints for caches and shared memory
When a system includes caches or shared memory, some memory regions have additional
access constraints, and some regions are subdivided, as Table 12 shows:
2.2.5
Software ordering of memory accesses
The order of instructions in the program flow does not always guarantee the order of the cor-
responding memory transactions. This is because:
The processor can reorder some memory accesses to improve efficiency, providing this
does not affect the behavior of the instruction sequence.
Memory or devices in the memory map might have different wait states.
Some memory accesses are buffered or speculative.
Memory system ordering of memory accesses on page 21 describes the cases where the
memory system guarantees the order of memory accesses. Otherwise, if the order of mem-
ory accesses is critical, software must include memory barrier instructions to force that
ordering. The processor provides the following memory barrier instructions:
Table 12. Memory region shareability and cache policies
Address range
Memory region
Memory type(1)
1. See 2.2.1: Memory regions, types and attributes on page 20 for more information.
Shareability(1)
Cache policy(2)
2. WT = Write through, no write allocate. WBWA = Write back, write allocate.
0x00000000-
0x1FFFFFFF
Code
Normal
-
WT
0x20000000-
0x3FFFFFFF
SRAM
Normal
-
WBWA
0x40000000-
0x5FFFFFFF
Peripheral 
Device
-
-
0x60000000-
0x7FFFFFFF
External RAM
Normal
-
WBWA
0x80000000-
0x9FFFFFFF
WT
0xA0000000-
0xBFFFFFFF
External device 
Device
Shareable
-
0xC0000000-
0xDFFFFFFF
Non-shareable
0xE0000000-
0xE00FFFFF
Private Peripheral
Bus
Strongly- ordered
Shareable
-
0xE0100000-
0xFFFFFFFF
Device
Device
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com