PM0223 datasheet(10/110 Pages) STMICROELECTRONICS

10 / 110 page

About this document

PM0223

10/110

DocID025763 Rev 1

The STM32L0 Cortex-M0+ processor closely integrates a configurable Nested Vectored

Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

•

Includes a Non-Maskable Interrupt (NMI).

•

Provides zero jitter interrupt option.

•

Provides four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of Interrupt

Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through

the hardware stacking of registers, and the ability to abandon and restart load-multiple and

store-multiple operations. Interrupt handlers do not require any assembler wrapper code,

removing any code overhead from the ISRs. Tail-chaining optimization also significantly

reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a

deep sleep function that enables the entire device to be rapidly powered down.

1.3.1

System-level interface

The STM32L0 Cortex-M0+ processor provides a single system-level interface using AMBA

technology to provide high speed, low latency memory accesses.

The STM32L0 Cortex-M0+ processor has an optional Memory Protection Unit (MPU) that

provides fine grain memory control, enabling applications to use multiple privilege levels,

separating and protecting code, data and stack on a task-by-task basis. Such requirements

are becoming critical in many embedded applications such as automotive systems.

1.3.2

Integrated configurable debug

The STM32L0 Cortex-M0+ processor implements a complete hardware debug solution, with

extensive hardware breakpoint and watchpoint options. This provides high system visibility

of the processor, memory and peripherals through a <2-pin Serial Wire Debug (SWD) port>

that is ideal for microcontrollers and other small package devices.

1.3.3

STM32L0 Cortex-M0+ processor features summary

•

Thumb instruction set with Thumb-2 Technology.

•

High code density with 32-bit performance.

•

User and Privileged mode execution.

•

Tools and binary upwards compatible with Cortex-M processor family.

•

Integrated ultra low-power sleep modes.

•

Efficient code execution enabling slower processor clock or increased sleep time.

•

Single-cycle 32-bit hardware multiplier.

•

Zero jitter interrupt handling.

•

Memory Protection Unit (MPU) for safety-critical applications.

•

Low latency, high-speed peripheral I/O port.

•

A Vector Table Offset Register.

•

Extensive debug capabilities.

PM0223 数据表(PDF) 10 Page - STMicroelectronics

PM0223 数据表(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载