数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0223 数据表(PDF) 18 Page - STMicroelectronics

部件名 PM0223
功能描述  This programming manual provides information for application and system-level software developers
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0223 数据表(HTML) 18 Page - STMicroelectronics

Back Button PM0223 Datasheet HTML 14Page - STMicroelectronics PM0223 Datasheet HTML 15Page - STMicroelectronics PM0223 Datasheet HTML 16Page - STMicroelectronics PM0223 Datasheet HTML 17Page - STMicroelectronics PM0223 Datasheet HTML 18Page - STMicroelectronics PM0223 Datasheet HTML 19Page - STMicroelectronics PM0223 Datasheet HTML 20Page - STMicroelectronics PM0223 Datasheet HTML 21Page - STMicroelectronics PM0223 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 110 page
background image
The STM32L0 Cortex-M0+ Processor
PM0223
18/110
DocID025763 Rev 1
Figure 4. Control bit assignment
Handler mode always uses the MSP, so the processor ignores explicit writes to the active
stack pointer bit of the CONTROL register when in Handler mode. The exception entry and
return mechanisms automatically update the CONTROL register.
In an OS environment, it is recommended that threads running in Thread mode use the pro-
cess stack and the kernel and exception handlers use the main stack.
By default, Thread mode uses the MSP. To switch the stack pointer used in Thread mode to
the PSP, use the MSR instruction to set the active stack pointer bit to 1, 3.7.6: MRS on
page 74
Note:
When changing the stack pointer, software must use an ISB instruction immediately after the
MSR
instruction. This ensures that instructions after the ISB execute using the new stack
pointer. See 3.7.5: ISB on page 73.
2.1.4
Exceptions and interrupts
The STM32L0 Cortex-M0+ processor supports interrupts and system exceptions. The pro-
cessor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all excep-
tions. An interrupt or exception changes the normal flow of software control. The processor
uses Handler mode to handle all exceptions except for reset. See Exception entry on
page 31 and Exception return on page 32 for more information.
The NVIC registers control interrupt handling. See 4.2: Nested Vectored Interrupt Controller
on page 82 for more information.
Table 9. Control register bit assignments
Bits
Name
Function
[31:2]
-
Reserved.
[1]
SPSEL
Defines the current stack:
0 = MSP is the current stack pointer.
1 = PSP is the current stack pointer.
In Handler mode this bit reads as zero and ignores writes.
[0]
nPRIV
Defines the Thread mode privilege level:
0 = Privileged.
1 = Unprivileged.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com