PC87366 datasheet(34/240 Pages) NSC

34 / 240 page

www.national.com

2.0

Device Architecture and Conﬁguration

The PC87366 SuperI/O device comprises a collection of generic and proprietary functional blocks. Each functional block is

described in a separate chapter in this document. However, some parameters in the implementation of each functional block

may vary per SuperI/O device. This chapter describes the PC87366 structure and provides all logical device specific infor-

mation, including special implementation of generic blocks, system interface and device configuration.

2.1

OVERVIEW

The PC87366 consists of 15 logical devices, the host interface, and a central set of configuration registers, all built around

a central, internal bus. The internal bus is similar to an 8-bit ISA bus protocol. See Figure 1, which illustrates the blocks and

related logic.

The system interface serves as a bridge between the external LPC interface and the internal bus. It supports 8-bit I/O Read,

8-bit I/O Write and 8-bit DMA transactions, as defined in Intel’s

LPC Interface Speciﬁcation, Revision 1.0.

The central configuration register set supports ACPI compliant PnP configuration. The configuration registers are structured as

a subset of the Plug and Play Standard registers, defined in Appendix A of the

Plug and Play ISA Specification, Revision 1.0a

by Intel and Microsoft. All system resources assigned to the functional blocks (I/O address space, DMA channels and IRQ lines)

are configured in, and managed by, the central configuration register set. In addition, some function-specific parameters are

configurable through the configuration registers and distributed to the functional blocks through special control signals.

2.2

CONFIGURATION STRUCTURE AND ACCESS

The configuration structure is comprised of a set of banked registers which are accessed via a pair of specialized registers.

2.2.1

The Index-Data Register Pair

Access to the SuperI/O configuration registers is via an Index-Data register pair, using only two system I/O byte locations.

The base address of this register pair is determined during reset, according to the state of the hardware strapping option on

the BADDR pin. Table 5 shows the selected base addresses as a function of BADDR.

Table 5. BADDR Strapping Options

The Index register is an 8-bit R/W register located at the selected base address (Base+0). It is used as a pointer to the con-

figuration register file, and holds the index of the configuration register that is currently accessible via the Data register.

Reading the Index register returns the last value written to it (or the default of 00h after reset).

The Data register is an 8-bit virtual register, used as a data path to any configuration register. Accessing the Data register

actually accesses the configuration register that is currently pointed to by the Index register.

BADDR

I/O Address

Index Register

Data Register

2Eh

2Fh

4Eh

4Fh

PC87366 数据表(PDF) 34 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 34 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载