PC87366 datasheet(56/240 Pages) NSC

56 / 240 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.9

FLOPPY DISK CONTROLLER (FDC) CONFIGURATION

2.9.1

General Description

The generic FDC is a standard FDC with a digital data separator, and is DP8473 and N82077 software compatible. The

PC87366 FDC supports 14 of the 17 standard FDC signals described in the generic Floppy Disk Controller (FDC) chapter,

including:

FM and MFM modes are supported. To select either mode, set bit 6 of the ﬁrst command byte when writing to/read-

ing from a diskette, where:

0 = FM mode

1 = MFM mode

A logic 1 is returned for all ﬂoating (TRI-STATE) FDC register bits upon LPC I/O read cycles.

Exceptions to standard FDC support include:

Automatic media sense is not supported (MSEN0-1 pins are not implemented)

DRATE1 is not supported.

Table 17 lists the FDC functional block registers.

Table 17. FDC Registers

2.9.2

Logical Device 0 (FDC) Configuration

Table 18 lists the Configuration registers which affect the FDC. Only the last two registers (F0h and F1h) are described here.

See Sections 2.2.3 and 2.2.4 for descriptions of the others.

Table 18. FDC Conﬁguration Registers

OffsetNote 1.

Note 1. This is the 8-byte aligned FDC base address.

Mnemonic

Type

00h

SRA

Status A

01h

SRB

Status B

02h

DOR

Digital Output

R/W

03h

TDR

Tape Drive

R/W

04h

MSR

Main Status

DSR

Data Rate Select

05h

FIFO

Data (FIFO)

R/W

06h

N/A

07h

DIR

Digital Input

CCR

Conﬁguration Control

Index

Conﬁguration Register or Action

Type

Reset

30h

Activate. See also bit 0 of the SIOCF1 register and bit 0 of the SIOCF6 register. R/W

00h

60h

Base Address MSB register. Bits 7-3 (for A15-11) are read only, 00000b.

R/W

03h

61h

Base Address LSB register. Bits 2 and 0 (for A2 and A0) are read only, 00b.

R/W

F2h

70h

Interrupt Number and Wake-Up on IRQ Enable register

R/W

06h

71h

Interrupt Type. Bit 1 is read/write; other bits are read only.

R/W

03h

74h

DMA Channel Select

R/W

02h

75h

Report no second DMA assignment

04h

F0h

FDC Conﬁguration register

R/W

24h

F1h

Drive ID register

R/W

00h

PC87366 数据表(PDF) 56 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 56 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载