数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87366 数据表(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87366
功能描述  128-Pin LPC SuperI/O with System Hardware Monitoring, MIDI and Game Ports
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87366 数据表(HTML) 6 Page - National Semiconductor (TI)

Back Button PC87366 Datasheet HTML 2Page - National Semiconductor (TI) PC87366 Datasheet HTML 3Page - National Semiconductor (TI) PC87366 Datasheet HTML 4Page - National Semiconductor (TI) PC87366 Datasheet HTML 5Page - National Semiconductor (TI) PC87366 Datasheet HTML 6Page - National Semiconductor (TI) PC87366 Datasheet HTML 7Page - National Semiconductor (TI) PC87366 Datasheet HTML 8Page - National Semiconductor (TI) PC87366 Datasheet HTML 9Page - National Semiconductor (TI) PC87366 Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 240 page
background image
(Continued)
6
www.national.com
2.6
POWER SUPPLY CONTROL AND LED CONFIGURATION .................................................... 44
2.7
REGISTER TYPE ABBREVIATIONS ........................................................................................ 45
2.8
SUPERI/O CONFIGURATION REGISTERS ............................................................................. 45
2.8.1
SuperI/O ID Register (SID) .......................................................................................... 46
2.8.2
SuperI/O Configuration 1 Register (SIOCF1) .............................................................. 46
2.8.3
SuperI/O Configuration 2 Register (SIOCF2) .............................................................. 47
2.8.4
SuperI/O Configuration 3 Register (SIOCF3) .............................................................. 48
2.8.5
SuperI/O Configuration 4 Register (SIOCF4) .............................................................. 49
2.8.6
SuperI/O Configuration 5 Register (SIOCF5) .............................................................. 50
2.8.7
SuperI/O Revision ID Register (SRID) ........................................................................ 50
2.8.8
SuperI/O Configuration 8 Register (SIOCF8) .............................................................. 51
2.8.9
SuperI/O Configuration A Register (SIOCFA) ............................................................. 52
2.8.10
SuperI/O Configuration B Register (SIOCFB) ............................................................. 53
2.8.11
SuperI/O Configuration C Register (SIOCFC) ............................................................. 54
2.8.12
SuperI/O Configuration D Register (SIOCFD) ............................................................. 55
2.9
FLOPPY DISK CONTROLLER (FDC) CONFIGURATION ........................................................ 56
2.9.1
General Description ..................................................................................................... 56
2.9.2
Logical Device 0 (FDC) Configuration ......................................................................... 56
2.9.3
FDC Configuration Register ........................................................................................ 57
2.9.4
Drive ID Register ......................................................................................................... 58
2.10
PARALLEL PORT CONFIGURATION ...................................................................................... 59
2.10.1
General Description ..................................................................................................... 59
2.10.2
Logical Device 1 (PP) Configuration ............................................................................ 60
2.10.3
Parallel Port Configuration Register ............................................................................ 60
2.11
SERIAL PORT 2 CONFIGURATION ......................................................................................... 61
2.11.1
General Description ..................................................................................................... 61
2.11.2
Logical Device 2 (SP2) Configuration .......................................................................... 61
2.11.3
Serial Port 2 Configuration Register ............................................................................ 61
2.12
SERIAL PORT 1 CONFIGURATION ......................................................................................... 62
2.12.1
Logical Device 3 (SP1) Configuration .......................................................................... 62
2.12.2
Serial Port 1 Configuration Register ............................................................................ 62
2.13
SYSTEM WAKE-UP CONTROL (SWC) CONFIGURATION ..................................................... 63
2.13.1
Logical Device 4 (SWC) Configuration ........................................................................ 63
2.14
KEYBOARD AND MOUSE CONTROLLER (KBC) CONFIGURATION ..................................... 64
2.14.1
General Description ..................................................................................................... 64
2.14.2
Logical Devices 5 and 6 (Mouse and Keyboard) Configuration .................................. 65
2.14.3
KBC Configuration Register ........................................................................................ 66
2.15
GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION .......................... 67
2.15.1
General Description ..................................................................................................... 67
2.15.2
Implementation ............................................................................................................67
2.15.3
Logical Device 7 (GPIO) Configuration ....................................................................... 68
2.15.4
GPIO Pin Select Register ............................................................................................ 69
2.15.5
GPIO Pin Configuration Register ................................................................................. 70
2.15.6
GPIO Event Routing Register ...................................................................................... 71



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com