 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87366 数据表(PDF) 80 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87366 数据表(HTML) 80 Page - National Semiconductor (TI) |
|
|
80 / 240 page  2.0 Device Architecture and Configuration (Continued) 80 www.national.com 2.21 VOLTAGE LEVEL MONITOR (VLM) CONFIGURATION 2.21.1 Logical Device 13 (VLM) Configuration Table 36 lists the configuration registers which affect the VLM. See Sections 2.2.3 and 2.2.4 for a detailed description of these registers. Table 36. VLM Configuration Registers 2.22 TEMPERATURE SENSOR (TMS) CONFIGURATION 2.22.1 Logical Device 14 (TMS) Configuration Table 37 lists the configuration registers which affect the TMS. See Sections 2.2.3 and 2.2.4 for a detailed description of these registers.The OTS, ALERT, IRQ and SMI signals are routed through the configuration module. OTS is routed to a pin, IRQ and SMI are routed to a designated interrupt signal, and ALERT is not connected. When measuring temperature using thermistors that are connected to the VLM module., the OTS, ALERT, SMI and IRQ signals are routed through the TMS configuration. Therefore, ensure that you set the TMS configuration registers (described in Table 37) and enable the TMS module whenever temperature measurement is in use. In the TMS or VLM module, enable the required source of IRQ, SMI and OTS signals via the configuration registers inside the module. Table 37. TMS Configuration Registers Index Configuration Register or Action Type Reset 30h Activate. When bit 0 is cleared, the registers of this logical device are not accessible. R/W 00h 60h Base Address MSB register R/W 00h 61h Base Address LSB register. Bits 3-0 (for A3-0) are read only, 0000b. R/W 00h 70h Interrupt Number R/W 00h 71h Interrupt Type. Bit 1 is read/write. Other bits are read only. R/W 03h 74h Report no DMA assignment RO 04h 75h Report no DMA assignment RO 04h Index Configuration Register or Action Type Reset 30h Activate. When bit 0 is cleared, the registers of this logical device are not accessible. R/W 00h 60h Base Address MSB register R/W 00h 61h Base Address LSB register. Bits 3-0 (for A3-0) are read only, 0000b. R/W 00h 70h Interrupt Number R/W 00h 71h Interrupt Type. Bit 1 is read/write. Other bits are read only. R/W 03h 74h Report no DMA assignment RO 04h 75h Report no DMA assignment RO 04h |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
