PC87366 datasheet(8/240 Pages) NSC

8 / 240 page

(Continued)

www.national.com

3.4.8

Wake-Up Events Routing to SMI Enable Register 1 (WK_SMIEN1) ........................... 94

3.4.9

Wake-Up Events Routing to IRQ Enable Register 0 (WK_IRQEN0) ........................... 95

3.4.10

Wake-Up Events Routing to IRQ Enable Register 1 (WK_IRQEN1) ........................... 96

3.4.11

Wake-Up Extension 1 Enable Register 0 (WK_X1EN0) .............................................. 97

3.4.12

Wake-Up Extension 1 Enable Register 1 (WK_X1EN1) .............................................. 98

3.4.13

Wake-Up Extension 2 Enable Register 0 (WK_X2EN0) .............................................. 99

3.4.14

Wake-Up Extension 2 Enable Register 1 (WK_X2EN1) ............................................ 100

3.4.15

Wake-Up Extension 3 Enable Register 0 (WK_X3EN0) ............................................ 101

3.4.16

Wake-Up Extension 3 Enable Register 1 (WK_X3EN1) ............................................ 102

3.4.17

PS/2 Keyboard and Mouse Wake-Up Events ............................................................ 103

3.4.18

PS/2 Protocol Control Register (PS2CTL) ................................................................. 104

3.4.19

Keyboard Data Shift Register (KDSR) ....................................................................... 104

3.4.20

Mouse Data Shift Register (MDSR) ........................................................................... 105

3.4.21

PS/2 Keyboard Key Data Registers (PS2KEY0 - PS2KEY7) .................................... 105

3.4.22

CEIR Wake-Up Control Register (IRWCR) ............................................................... 106

3.4.23

CEIR Wake-Up Address Register (IRWAD) .............................................................. 107

3.4.24

CEIR Wake-Up Address Mask Register (IRWAM) .................................................... 107

3.4.25

CEIR Address Shift Register (ADSR) ........................................................................ 108

3.4.26

CEIR Wake-Up Range 0 Registers ........................................................................... 108

3.4.27

CEIR Wake-Up Range 1 Registers ........................................................................... 109

3.4.28

CEIR Wake-Up Range 2 Registers ........................................................................... 109

3.4.29

CEIR Wake-Up Range 3 Registers ........................................................................... 110

3.4.30

Standby General-Purpose I/O (SBGPIO) Register Overview .................................... 111

3.4.31

Standby GPIO Pin Select Register (SBGPSEL) ........................................................ 114

3.4.32

Standby GPIO Pin Configuration Register (SBGPCFG) ........................................... 115

3.4.33

Standby GPIOE/GPIE Data Out Register 0 (SB_GPDO0) ........................................ 117

3.4.34

Standby GPIOE/GPIE Data In Register 0 (SB_GPDI0) ............................................ 117

3.4.35

Standby GPOS Data Out Register 1 (SB_GPDO1) .................................................. 118

3.4.36

Standby GPIS Data In Register 1 (SB_GPDI1) ......................................................... 118

3.5

SWC REGISTER BITMAP ....................................................................................................... 119

4.0

Fan Speed Control

4.1

OVERVIEW ............................................................................................................................. 123

4.2

FUNCTIONAL DESCRIPTION ................................................................................................ 123

4.3

FAN SPEED CONTROL REGISTERS .................................................................................... 124

4.3.1

Fan Speed Control Register Map .............................................................................. 124

4.3.2

Fan Speed Control Pre-Scale Register (FCPSR) ...................................................... 124

4.3.3

Fan Speed Control Duty Cycle Register (FCDCR) .................................................... 125

4.4

FAN SPEED CONTROL BITMAP ........................................................................................... 125

5.0

Fan Speed Monitor

5.1

OVERVIEW ............................................................................................................................. 126

5.2

FUNCTIONAL DESCRIPTION ................................................................................................ 126

5.3

FAN SPEED MONITOR REGISTERS ..................................................................................... 127

5.3.1

Fan Speed Monitor Register Map .............................................................................. 127

PC87366 数据表(PDF) 8 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载