| 数据搜索系统,热门电子元器件搜索 |
|
PC87366 数据表(PDF) 50 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87366 数据表(HTML) 50 Page - National Semiconductor (TI) |
|
50 / 240 page ![]() 2.0 Device Architecture and Configuration (Continued) 50 www.national.com 2.8.6 SuperI/O Configuration 5 Register (SIOCF5) Location: Index 25h Type: Varies per bit 2.8.7 SuperI/O Revision ID Register (SRID) This register contains the identity number of the chip revision. SRID is incremented on each revision. Location: Index 27h Type: RO Bit 76543210 Name VID0 and VID1 Route Select SMI to IRQ2 Enable Reserved Pin 128 Function Select Reset 00000000 Bit Description 7-5 VID0 and VID1 Route Select. Defines the routing of GPIO inputs to the VLM VID register. This is a R/W bit. Bits 7 6 5 Route Select 0 0 0 VID0 and VID1 are not routed. 0 0 1 VID4-VID0 are routed from GPIO11-13, GPIO16, GPIO17. Only CPU0 is supported. 0 1 0 VID4-VID0 are routed from GPIO05, GPIO12-14, GPIO32 . Only CPU0 is supported. 0 1 1 When CPU0 is selected: VID4-VID0 are routed from GPIO20-24; when CPU1 is selected: VID4-VID0 are routed from GPIO25-27, GPIO30, GPIO31 1 0 0 VID4-VID0 are routed from GPIO11-13, GPIO16, GPIO17; processor select control is routed to GPIO14, which is configured as output. Other Reserved 4 SMI to IRQ2 Enable. This is a R/W bit. 0: Disabled (default) 1: Enabled 3-2 Reserved 1-0 Pin 128 Function Select. This is a R/W bit. Bits 1 0 Function 0 0 GPIO33 (default) 0 1 FANIN2 1 x Reserved |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |