数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87366 数据表(PDF) 50 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87366
功能描述  128-Pin LPC SuperI/O with System Hardware Monitoring, MIDI and Game Ports
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87366 数据表(HTML) 50 Page - National Semiconductor (TI)

Back Button PC87366 Datasheet HTML 46Page - National Semiconductor (TI) PC87366 Datasheet HTML 47Page - National Semiconductor (TI) PC87366 Datasheet HTML 48Page - National Semiconductor (TI) PC87366 Datasheet HTML 49Page - National Semiconductor (TI) PC87366 Datasheet HTML 50Page - National Semiconductor (TI) PC87366 Datasheet HTML 51Page - National Semiconductor (TI) PC87366 Datasheet HTML 52Page - National Semiconductor (TI) PC87366 Datasheet HTML 53Page - National Semiconductor (TI) PC87366 Datasheet HTML 54Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 240 page
background image
2.0 Device Architecture and Configuration (Continued)
50
www.national.com
2.8.6
SuperI/O Configuration 5 Register (SIOCF5)
Location:
Index 25h
Type:
Varies per bit
2.8.7
SuperI/O Revision ID Register (SRID)
This register contains the identity number of the chip revision. SRID is incremented on each revision.
Location:
Index 27h
Type:
RO
Bit
76543210
Name
VID0 and VID1
Route
Select
SMI to IRQ2
Enable
Reserved
Pin 128
Function
Select
Reset
00000000
Bit
Description
7-5
VID0 and VID1 Route Select. Defines the routing of GPIO inputs to the VLM VID register. This is a R/W
bit.
Bits
7 6 5
Route Select
0 0 0
VID0 and VID1 are not routed.
0 0 1
VID4-VID0 are routed from GPIO11-13, GPIO16, GPIO17. Only CPU0 is supported.
0 1 0
VID4-VID0 are routed from GPIO05, GPIO12-14, GPIO32 . Only CPU0 is supported.
0 1 1
When CPU0 is selected: VID4-VID0 are routed from GPIO20-24;
when CPU1 is selected: VID4-VID0 are routed from GPIO25-27, GPIO30, GPIO31
1 0 0
VID4-VID0 are routed from GPIO11-13, GPIO16, GPIO17; processor select control is routed to
GPIO14, which is configured as output.
Other
Reserved
4
SMI to IRQ2 Enable. This is a R/W bit.
0: Disabled (default)
1: Enabled
3-2
Reserved
1-0
Pin 128 Function Select. This is a R/W bit.
Bits
1 0
Function
0 0
GPIO33 (default)
0 1
FANIN2
1 x
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com