 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87366 数据表(PDF) 37 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87366 数据表(HTML) 37 Page - National Semiconductor (TI) |
|
|
37 / 240 page  2.0 Device Architecture and Configuration (Continued) 37 www.national.com Write accesses to unimplemented registers (i.e. accessing the Data register while the Index register points to a non-existing register), are ignored and read returns 00h on all addresses except for 74h and 75h (DMA configuration registers) which returns 04h (indicating no DMA channel is active). The configuration registers are accessible immediately after reset. 2.2.3 Standard Logical Device Configuration Register Definitions Unless otherwise noted in Tables 7 through 12: q All registers are read/write. q All reserved bits return 0 on reads, except where noted otherwise. They must not be modified as it may cause un- predictable results. Use read-modify-write to prevent the values of reserved bits from being changed during write. q Write only registers should not use read-modify-write during updates. Table 7. Standard Control Registers Table 8. Logical Device Activate Register Table 9. I/O Space Configuration Registers Index Register Name Description 07h Logical Device Number This register selects the current logical device. See Table 6 for valid numbers. All other values are reserved. 20h - 2Fh SuperI/O Configuration SuperI/O configuration registers and ID registers Index Register Name Description 30h Activate Bit 0 - Logical device activation control 0: Disabled 1: Enabled Bits 7-1 - Reserved Index Register Name Description 60h I/O Port Base Address Bits (15-8) Descriptor 0 Indicates selected I/O lower limit address bits 15-8 for I/O Descriptor 0. 61h I/O Port Base Address Bits (7-0) Descriptor 0 Indicates selected I/O lower limit address bits 7-0 for I/O Descriptor 0. 62h I/O Port Base Address Bits (15-8) Descriptor 1 Indicates selected I/O lower limit address bits 15-8 for I/O Descriptor 1. 63h I/O Port Base Address Bits (7-0) Descriptor 1 Indicates selected I/O lower limit address bits 7-0 for I/O Descriptor 1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
