PC87366 datasheet(54/240 Pages) NSC

54 / 240 page

2.0 Device Architecture and Configuration (Continued)

www.national.com

2.8.11

SuperI/O Configuration C Register (SIOCFC)

This is a battery-backed register.

Location:

Index 2Ch

Type:

R/W

Bit

76543210

Name

LED

Configura-

tion

Power LED

Status in

S4 or S5

LED2 Blink Rate

LED1 Blink Rate

Reset

00000000

Bit

Description

LED Conﬁguration

0: One dual-colored LED (default at VPP power-up reset)

1: Two LEDs

Power LED Status in S4 or S5. This bit is active only when hardware mode 2 is selected (bits 2-3 in the SIOCFB register).

0: Turn off (default at VDD power off)

1: Unchanged

5-3

LED2 Blink Rate

Bits

5 4 3

Rate

Duty Cycle

(Hz)

0 0 0

Off

Always low

0 0 1

0.25

12.5%

0 1 0

0.5

25%

0 1 1

50%Note 1.

1 0 0

50%

1 0 1

50%

1 1 0

50%

1 1 1

Always high (default at VPP power-up reset)

Note 1. When hardware mode 1 is selected, this rate will be set when VSB is powered up or when VDD becomes

inactive while VSB is active.

2-0

LED1 Blink Rate

Bits

2 1 0

Rate

Duty Cycle

(Hz)

0 0 0

Off

Always low (default at VPP power-up reset)

0 0 1

0.25

12.5%

0 1 0

0.5

25%

0 1 1

50%

1 0 0

50%

1 0 1

50%

1 1 0

50%

1 1 1

Always high

PC87366 数据表(PDF) 54 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 54 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载