PC87366 datasheet(174/240 Pages) NSC

174 / 240 page

10.0 Musical Instrument Digital Interface (MIDI) Port (Continued)

174

www.national.com

10.3.4

MIDI Status Register (MSTAT)

This read register provides status information regarding the functional blocks of the MIDI Port.

Location:

Offset 01h

Type:

10.3.5

MIDI Command Register (MCOM)

This write register is a port via which commands are issued by the host to the MIDI Port.

Location:

Offset 01h

Type:

Bit

76543210

Name

Rx Buffer

Empty

Tx Buffer

Full

Rx FIFO

Full

MIDI Port

Operation

Mode

Rx Overrun

Error

Tx FIFO Not

Empty

Reserved

Reset

10000000

Bit

Description

Rx Buffer Empty. When set to 1, it indicates that the Receive Buffer in Pass-Thru mode, or the FIFO in UART

mode, is empty. When set to 0, it indicates that the Receive Buffer or FIFO contain data that can be read via the

MDI register.

0: Not empty

1: Empty (default)

Tx Buffer Full. When set to 1, it indicates that the Transmit Buffer or FIFO cannot accept any more data. When

set to 0, it indicates that the Transmit Buffer or FIFO can accept more data written to the MDO register.

0: Not full (default)

1: Full

Rx FIFO Full. When set to 1, it indicates that the Receive FIFO cannot accept any more received data bytes.

When set to 0, it indicates that the Receive FIFO can accept more received data bytes. This bit is forced to 0

when the FIFOs are disabled.

0: Not full or disabled (default)

1: Full

MIDI Port Operation Mode. When set to 1, it indicates that the MIDI Port is currently operating in UART mode.

When set to 0, it indicates that the MIDI Port is currently operating in Pass-Thru (non-UART) mode.

0: Pass-Thru mode (default)

1: UART mode

Rx Overrun Error. This bit is cleared to 0 when the MSTAT register is read. An overrun error is deﬁned as the

state in which one or more data bytes have been received by the MIDI Port while the Receive Buffer, or FIFO,

was full.

0: No overrun error (default)

1: Overrun error

Tx FIFO Not Empty. This bit is forced to 0 when the FIFOs are disabled.

0: Empty or disabled (default)

1: Not empty

1-0

Reserved

Bit

76543210

Name

Command Byte

Reset

XXXXXXXX

PC87366 数据表(PDF) 174 Page - National Semiconductor (TI)

PC87366 数据表(HTML) 174 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载