TNETV1644ZDU6 datasheet(106/306 Pages) TI1

106 / 306 page

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

Table 3-19. PINMUX0 Register Descriptions (continued)

Bit

Field Name

Description

Pins Controlled

Sub-Block 0

C_WE/EM_R/W/GP[35]

C_FIELD/EM_A[21]/GP[34]

CI7(CCD15)/EM_A[13]/AD25/EM_D[0]/GP[51]

CI6(CCD14)/EM_A[14]/AD27/EM_D[1]/GP[50]

CI5(CCD13)/EM_A[15]/AD29/EM_D[2]/GP[49]

CI4(CCD12)/EM_A[16]/PGNT/EM_D[3]/GP[48]

CI3(CCD11)/EM_A[17]/AD31/EM_D[4]/GP[47]

CI2(CCD10)/EM_A[18]/PRST/EM_D[5]/GP[46]

CI1(CCD9)/EM_A[19]/PREQ/EM_D[6]/GP[45]

EMIFA Pinout Modes

CI0(CCD8)/EM_A[20]/PINTA/EM_D[7]/GP[44]

This field does not affect the actual EMIFA operation. It only determines what

multiplexed pins in the EMIFA/VPSS Block serves as EMIFA pins.

Sub-Block 1

000b = No EMIFA Mode.

COUT7/EM_D[7]/GP[21]

None of the multiplexed pins in the EMIFA/VPSS Block serves as EMIFA pins.

COUT6/EM_D[6]/GP[20]

COUT5/EM_D[5]/GP[19]

001b = 8-bit EMIFA (Async) Pinout Mode 1.

COUT4/EM_D[4]/GP[18]

(Up to 16M-Byte address reach per Chip Select Space).

COUT3/EM_D[3]/GP[17]

Pinout allows up to a maximum of these functions from EMIFA/VPSS Block: 8-bit

COUT2/EM_D[2]/GP[16]

EMIFA (Async or NAND) + 16-bit CCDC (VPFE) + 8-bit VENC (VPBE)

COUT1/EM_D[1]/GP[15]

COUT0/EM_D[0]/GP[14]

010b = Reserved.

G0/EM_CS2/GP[12]

2:0

AEM(3)

011b = 8-bit EMIFA (Async) Pinout Mode 3.

B0/LCD_FIELD/EM_A[3]/GP[11]

(32K-Byte reach per Chip Select Space).

R0/EM_A[4]/GP[10]/(AEAW2/PLLMS2)

Pinout allows up to a maximum of these functions from EMIFA/VPSS Block: 8-bit

G1/EM_A[1]/(ALE)/GP[9]/(AEAW1/PLLMS1)

EMIFA (Async or NAND) + 8-bit CCDC (VPFE) + 16-bit VENC (VPBE)

B1/EM_A[2]/(CLE)/GP[8]/(AEAW0/PLLMS0)

R1/EM_A[0]/GP[7]/(AEM2)

100b = 8-bit EMIFA (NAND) Pinout Mode 4.

R2/EM_BA[0]/GP[6]/(AEM1)

Pinout allows up to a maximum of these functions from EMIFA/VPSS Block: 8-bit

B2/EM_BA[1]/GP[5]/(AEM0)

EMIFA (NAND) + 8-bit CCDC (VPFE) + 16-bit VENC (VPBE)

Sub-Block3

101b = 8-bit EMIFA (NAND) Pinout Mode 5.

Pinout allows up to a maximum of these functions from EMIFA/VPSS Block: 8-bit

EM_A[12]/PCBE3/GP[89]

EMIFA (NAND) + 16-bit CCDC (VPFE) + 8-bit VENC (VPBE)

EM_A[11]/AD24/GP[90]

EM_A[10]/AD23/GP[91]

110b through 111b = Reserved

EM_A[9]/PIDSEL/GP[92]

EM_A[8]/AD21/GP[93]

EM_A[7]/AD22/GP[94]

EM_A[6]/AD20/GP[95]

EM_A[5]/AD19/GP[96]

The pin mux for these pins are controlled by a

combination of AEM and other PINMUX0 fields,

including CWENSEL, CFLDSEL, AEAW,

PCIEN, CI76SEL, CI54SEL, CI32SEL,

CI10SEL, VENCSEL, and RGBSEL. (1)

(3)

The AEM default value is latched at reset from AEM[2:0] configuration inputs. The latched values are also shown at BOOTCFG.DAEM

(read-only).

106

Device Configurations

Submit Documentation Feedback

TNETV1644ZDU6 数据表(PDF) 106 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 106 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV1644ZDU6 数据表(PDF) 106 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 106 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载