数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LPC802 数据表(PDF) 56 Page - NXP Semiconductors

部件名 LPC802
功能描述  32-bit ARM Cortex-M0 microcontroller
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

LPC802 数据表(HTML) 56 Page - NXP Semiconductors

Back Button LPC802 Datasheet HTML 52Page - NXP Semiconductors LPC802 Datasheet HTML 53Page - NXP Semiconductors LPC802 Datasheet HTML 54Page - NXP Semiconductors LPC802 Datasheet HTML 55Page - NXP Semiconductors LPC802 Datasheet HTML 56Page - NXP Semiconductors LPC802 Datasheet HTML 57Page - NXP Semiconductors LPC802 Datasheet HTML 58Page - NXP Semiconductors LPC802 Datasheet HTML 59Page - NXP Semiconductors LPC802 Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 83 page
background image
LPC802
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet
Rev. 1.6 — 27 April 2018
56 of 83
NXP Semiconductors
LPC802
32-bit ARM Cortex-M0+ microcontroller
13.7 USART interface
The actual USART bit rate depends on the delays introduced by the external trace, the
external device, system clock (CCLK), and capacitive loading. Excluding delays
introduced by external device and PCB, the maximum supported bit rate for USART
master synchronous mode is 10 Mbit/s, and the maximum supported bit rate for USART
slave synchronous mode is 10 Mbit/s.
Remark: USART functions can be assigned to all digital pins. The characteristics are valid
for all digital pins
Table 22.
USART dynamic characteristics
Tamb = 40 C to 105 C; 1.71 V <= VDD <= 3.6 V unless noted otherwise; CL = 10 pF; input slew = 10 ns. Simulated
parameters sampled at the 30 %/70 % level of the falling or rising edge; values guaranteed by design.
Symbol
Parameter
Conditions
Min
Max
Unit
USART master (in synchronous mode)
tsu(D)
data input set-up time
3.0 V <= VDD <= 3.6 V
34
-
ns
1.71 V <= VDD < 3.0 V
36
-
ns
th(D)
data input hold time
3.0 V <= VDD <= 3.6 V
0
-
ns
1.71 V <= VDD < 3.0 V
0
-
ns
tv(Q)
data output valid time
3.0 V <= VDD <= 3.6 V
0
7
ns
1.71 V <= VDD < 3.0 V
0
6
ns
USART slave (in synchronous mode)
tsu(D)
data input set-up time
3.0 V <= VDD <= 3.6 V
8
-
ns
1.71 V <= VDD < 3.0 V
3
-
ns
th(D)
data input hold time
3.0 V <= VDD <= 3.6 V
10
-
ns
1.71 V <= VDD < 3.0 V
5
-
ns
tv(Q)
data output valid time
3.0 V <= VDD <= 3.6 V
0
39
ns
1.71 V <= VDD < 3.0 V
0
42
ns
Fig 29. USART timing
Un_SCLK (CLKPOL = 0)
TXD
RXD
Tcy(clk)
tsu(D) th(D)
tv(Q)
START
BIT0
tvQ)
Un_SCLK (CLKPOL = 1)
START
BIT0
BIT1
BIT1
aaa-015074



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com