LPC802 datasheet(62/83 Pages) NXP

62 / 83 page

LPC802

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.6 — 27 April 2018

62 of 83

NXP Semiconductors

LPC802

32-bit ARM Cortex-M0+ microcontroller

[1]

CL = 10 pF

[2]

Characterized on typical samples, not tested in production.

[3]

Input hysteresis is relative to the reference input channel and is software programmable.

[4]

100 mV overdrive corresponds to a square wave from 50 mV below the reference (VIC) to 50 mV above the reference.

[1]

Characterized on typical samples, not tested in production.

tPD

propagation delay

HIGH to LOW; VDD = 3.0 V; Tamb =

105

°C

VIC = 0.1 V; 100 mV overdrive input

[1][2][4] -

320

-ns

VIC = 0.1 V; rail-to-rail input

[1][2]

-260

VIC = 1.5 V; 100 mV overdrive input

[1][2][4] -300

VIC = 1.5 V; rail-to-rail input

[1][2]

-160

VIC = 2.9 V; 100 mV overdrive input

[1][2][4] -400

VIC = 2.9 V; rail-to-rail input

[1][2]

-80

tPD

propagation delay

LOW to HIGH; VDD = 3.0 V; Tamb =

105

°C

VIC = 0.1 V; 100 mV overdrive input

[1][2][4] -

170

-ns

VIC = 0.1 V; rail-to-rail input

[1][2]

-80

VIC = 1.5 V; 100 mV overdrive input

[1][2][4] -120

VIC = 1.5 V; rail-to-rail input

[1][2]

-220

VIC = 2.9 V; 100 mV overdrive input

[1][2][4] -160

VIC = 2.9 V; rail-to-rail input

[1][2]

-320

Vhys

hysteresis voltage

positive hysteresis; VDD = 3.0 V;

VIC = 1.5 V; Tamb = 105 °C; settings:

5 mV

[3]

-6

10 mV

20 mV

Vhys

hysteresis voltage

negative hysteresis; VDD = 3.0 V;

VIC = 1.5 V; Tamb = 105 °C; settings:

5 mV

[1][3]

-mV

10 mV

20 mV

Rlad

ladder resistance



Table 27.

Comparator characteristics …continued

Tamb = 40 C to +105 C unless noted otherwise; VDD = 1.71 V to 3.6 V.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 28.

Comparator voltage ladder dynamic characteristics

Tamb = 40 C to +105 C; VDD = 1.8 V to 3.6 V.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

ts(pu)

power-up settling

time

to 99% of voltage

ladder output value

[1]

-17

s

ts(sw)

switching settling

time

to 99% of voltage

ladder output value

[1]

-18

s

LPC802 数据表(PDF) 62 Page - NXP Semiconductors

LPC802 数据表(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

数据表下载

链接网址

LPC802 数据表(PDF) 62 Page - NXP Semiconductors

LPC802 数据表(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

数据表 下载

链接网址

数据表下载