数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM6812F2TP24B 数据表(PDF) 47 Page - EM Microelectronic - MARIN SA

部件名 EM6812F2TP24B
功能描述  Ultra Low Power 8-bit FLASH Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EMMICRO [EM Microelectronic - MARIN SA]
网页  http://www.emmicroelectronic.com
标志 EMMICRO - EM Microelectronic - MARIN SA

EM6812F2TP24B 数据表(HTML) 47 Page - EM Microelectronic - MARIN SA

Back Button EM6812F2TP24B Datasheet HTML 43Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 44Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 45Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 46Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 47Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 48Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 49Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 50Page - EM Microelectronic - MARIN SA EM6812F2TP24B Datasheet HTML 51Page - EM Microelectronic - MARIN SA Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 81 page
background image
R
EM6812
Copyright
© 2005, EM Microelectronic-Marin SA
47
www.emmicroelectronic.com
12 Serial Port Interface
12.1
Basic features:
The SPI is a 3-wire serial interface, its inputs and outputs are mapped on the port B in following manner:
-
SIN:
Serial Input Data
PB[7]
-
SOUT: Serial Output Data
PB[6]
-
SCLK: Serial Clock
PB[5]
Master or Slave byte-wise serial communication.
-
Master mode: 6 internal clock sources (prescaler frequencies or from selected timer1 periods) and 1 external clock
input on PA[5].
-
Slave Mode : External clock source from port B, PB[5]
Transmission order, MSB or LSB first selection.
The active edge of the serial interface is selectable (positive or negative edge)
Data output synchronization with the opposite shift clock.
Auto-Start mode; which allows to have a fix data stream output (UART support)
Two maskable interruptions are generated.
-
Beginning of the transmission
-
End of the transmission.
12.1.1 Overview:
Figure 25 : SPI architecture
Shift Register &
State Count
Shift_Clk
Load register
Synchro
Master clock1
Master clock2
Master clock3
Master clock4
Master clock5
Master clock7
Master clock6
EnSPI
MS[2:0]
ENB
ENA
SEL
PosnNegShft
1
0
Start
PB[7]
:SIN
MSBnLSB
RegSPILoad[7:0]
PB[6]
:SOUT
PB[5]
:SCLK
IrqSPI[1:0]
RegSPI[7:0]
1
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com